# SPICE Computation of MOS Capacitance

Definitions:

AS = area of Source AD = area of Drain PS = perimeter of Source PD = perimeter of Drain

The tox parameter allows computation of  $C_{ox}$ 

$$C_g = C_g \text{ (intrinsic)} + C_g \text{ (extrinsic)}$$
  

$$C_g \text{ (intrinsic)} = C_{ox} \times W \times L_{eff} \qquad ( \Leftarrow \text{ only } \frac{2}{3} \text{ if in saturation })$$

Extrinsic  $C_g$  caused by overlap of gate with source/drain and channel



 $C_{gbo} \Rightarrow$  caused by poly extension past channel

 $C_{gso}$ ,  $C_{gdo} \Rightarrow$  caused by overlap of poly with source/drain

Cgbo multiplied by channel length; Cgso, Cgdo multiplied by channel width

Typically, gate capacitance will tend to dominate drain, source capacitance but can vary significantly with process.

Example from book:

$$C_{g(intrinsic)} = W \times L \times C_{ox} = 4 \times 1 \times 17 \times 10^{-4} \text{ [pF]}$$
  
= 0.0068 [pF]

In this example, the extrinsic gate capacitance for a typical MOS transistor is

$$\begin{array}{ll} C_{g(extrinsic)} &= (W \times C_{gso}) + (W \times C_{gdo}) + (2L \times C_{gbo}) \\ &= (4 \times 6 \times 10^{-4}) + (4 \times 6 \times 10^{-4}) + 2 \times (1 \times 2 \times 10^{-4}) \ [pF] \\ &= 0.0052 \ [pF] \end{array}$$

In SPICE the capacitance of a source or drain diffusion is calculated as follows:

$$C_{j} = \left(Area \times CJ \times \left(1 + \frac{VJ}{PB}\right)^{-MJ}\right) + \left(Periphery \times CJSW \times \left(1 + \frac{VJ}{PB}\right)^{-MJSW}\right)$$

where

CJ = the zero-bias capacitance per junction area CJSW = the zero-bias junction capacitance per junction periphery MJ = the grading coefficient of the junction bottom MJSW = the grading coefficient of the junction sidewall VJ = the junction potential PB = the built-in voltage (~ 0.4 to 0.8 [V]) Area = AS or AD, the area of the source or drain Periphery = PS or PD, the periphery of the source or drain

PB, CJ, CJSW, MJ, and MJSW are specified in the model card. AS, AD, PS, and PD are specified by the element card. VJ depends on circuit conditions. At VJ = 2.5 [V] (half rail (V<sub>DD</sub> = 5 [V])),

$$C_{jdrain} = (15 \times 10^{-12} \times 2 \times 10^{-4}(1 + 2.5/0.7)^{-0.5}) + (11.5 \times 10^{-6} \times 4 \times 10^{-4}(1 + 2.5/0.7)^{-0.3}) \text{ [pF]}$$
  
= (15 × 2 × 10<sup>-4</sup> × 0.47) + (11.5 × 4 × 10<sup>-4</sup> × 0.63) [pF]  
= 0.0014 + 0.0029 [pF]  
= 0.0043 [pF]  
= 4.3 [fF]

Summarizing these capacitances then,

$$\begin{split} C_{gtotal} &= 0.0068 + 0.0052 \ [pF] = 12 \ [fF] \\ C_{drain} &= C_{source} = 0.0043 \ [pF] \ (@\ 2.5 \ [V]). \end{split}$$

# **Routing Capacitance**



Fringing Field Capacitance occurs at edge of the conductor and is due to the conductor's finite thickness.

Fringing Field Capacitance will cause effective capacitance to increase.

 $\Rightarrow$  Use empirical formulas to estimate.

Also have inter-layer capacitances (from p. 196 of text):



		LINE-to-GROUND	LINE-to-LINE
CONDITION	LAYER	EQUATION # (see text)	EQUATION # (see text)
А	Poly-substrate	4.19	4.21
В	Metal2-substrate	4.19	4.21
С	Poly-metal2	4.20	4.22
D	Metal1-substrate	4.20	4.22
Е	Metal1-poly	4.20	4.22
Е	Metal1-metal2	4.20	4.22
F	Metal1-diffusion	4.20	4.22
G	Metal2-diffusion	4.19	4.21

## Delay

Long wire  $\Rightarrow$  distributed RC line



First-order approximation:

delay = 
$$\frac{\mathbf{r} \cdot \mathbf{c} \cdot \mathbf{l}^2}{2}$$

where

r = resistance per unit length

c = capacitance per unit length

l = length of the wire

Important fact  $\Rightarrow$  interconnect delay does not scale with <u>lambda</u>, it is constant. When lambda decreases, R increases and C decreases, resulting in <u>delay constant</u>

Inserting a buffer in a long resistance line can be advantageous.

For a poly run = 2mm length,  $r = 20 \ \Omega/\mu m$   $c = 4 \times 10^{-4} \text{ pF}/\mu m$ 2mm delay  $= \frac{20 \times 4 \times 10^{-4} \times (2)^2}{2} = 16 \text{ ns}$ 

If broken into two 1mm sections, then delay of each section = 4ns. Add a buffer with delay = 1ns and total delay becomes 4 + 1 + 4 = 9ns.

Typically, resistive effects of interconnect much more important than capacitive effects since capacitance tends to be dominated by the gate capacitances.



MOSFET load capacitance >> wire capacitance [unless DSM (deep submicron ( $\leq 0.25\mu$ m) CMOS technology]

So, if we decrease interconnect resistance, then we reduce overall propagation delay between driver and load.

Reduce interconnect resistance by using metal, increasing the <u>width</u> of the interconnect.

Usually just want delay (RC), where R is the resistance of the interconnect and C is the total of all the capacitive loads.

#### Example (from text)

A register that fits in data-path is  $25\mu$ m tall (the direction of repetition). A metal2 clock line runs vertically to link all registers in an n-bit register. The register has  $30\mu$ m of  $1\mu$ m metal1,  $20\mu$ m of  $1\mu$ m poly (over field oxide), and  $16\mu$ m of  $1\mu$ m gate capacitance.

- 1. Calculate the per-bit clock load and the load for a 16-bit register.
- 2. What would be the *RC* delay of the register from a clock buffer using 5mm of 1 $\mu$ m metal2 (0.05 $\Omega$ /sq.)?
- 3. How wide would the clock line have to be to keep the skew below 0.5ns if a register file containing 32 16-bit registers was fed with the same 5mm metal2 wire?

#### Solution:

[Capacitance values found in Table 4.6, page 202 of text.]

1. The parasitics are as follows:

$$\begin{split} C_{m1} &= 30 \times 30 \; [aF] = 900 aF \\ C_{poly} &= 20 \times 50 \; [aF] = 1000 aF = 1 fF \\ C_{gs} &= 16 \times 1800 \; [aF] = 28,800 aF \\ C_{reg1} &= 900 + 1000 + 28,800 \; [aF] = 30 fF \\ C_{reg16} &= 16 \times C_{reg1} = 480 fF \end{split}$$

2.  $R_{\text{metal2}} = 5000 \times 0.05 \ [\Omega/\text{sq.}] = 250\Omega$ 

Because the capacitance load is at the end of the wire, we approximate the RC delay by adding the metal2 track capacitance to the load capactiance and performing a simple RC calculation.

$$C_{total} = 0.48 + C_{metal2} [pF]$$
  
= 0.48 + (5000 × 20 × 10<sup>-6</sup>) [pF]  
= 0.58pF  
$$RC = 250 \times 0.58 \times 10^{-12} \text{ seconds}$$
  
= 0.145ns

3. We now have 32 registers, so the load capacitance of the registers is

$$C_{\text{regfile}} = 32 \times C_{\text{reg16}} = 15.36 \text{pF}.$$



The *RC* for a 1µm-wide clock feed is  $250\Omega \times 15.36\text{pF} = 3.84\text{ns}.$ 

Delay of 3.84ns too big, widen the wire to reduce  $\underline{R}$ ; will increase C somewhat but capacitance is dominated by cell capacitance.

The clock line has to be widened by 3.84/0.5 or 7.68. To be conservative, one might choose a 10 $\mu$ m wire.

Now

$$C_{total} = 15.36 + C_{metal2} \text{ [pF]}$$
  
= 15.36 + (5000 × 10 × 20 × 10<sup>-6</sup>) [pF]  
= 16.36pF

Note: R reduced by 10x, C<sub>total</sub> slightly increased

 $RC = 25 \times 16.36 \times 10^{-12} \text{ seconds}$ = 0.41 ns

Overall delay went down!

For short and lightly loaded wire lengths, can ignore the  $\underline{R}$  and just model wires as lumped capacitances.

How short?

$$\tau_{\rm w} \ll \tau_{\rm g}$$
$$\tau_{\rm w} = \frac{{\rm r} \cdot {\rm c} \cdot {\rm l}^2}{2}$$
$${\rm l} \ll \sqrt{\frac{2\tau_{\rm g}}{{\rm r} {\rm c}}}$$

Minimum width (1 $\mu$ m) Aluminum wire, gate delay = 200ps

 $1 << \sqrt{\frac{2 \times 0.2 \times 10^{-9}(\tau_g) \,\lambda^2}{0.05[r] \times 30 \times 10^{-18}[c]}}$ 

 $1 < 5000\lambda$ .

≈ 16000λ

So conservatively,

Guidelines for ignoring RC wire delays:

LAYER	MAXIMUM LENGTH
	(λ)
Metal3	10000
Metal2	8000
Metal1	5000
Silicide	600
Polysilicon	200
Diffusion	60

If lambda =  $0.5\mu m$ , ignore RC delay for < 2.5mm metal runs.

Do NOT ignore for heavily loaded lines like clock lines!

## Gate Delay Models for Rise/Fall Time

Definition of Rise/Fall Delay Times:



 $t_{delay,50-50}$  (or  $t_{pd}$ ) = time between input reaching 50% point and output reaching 50% point

One advantage of using 50% points for measurement is that it does not matter if output is rising or falling (gate inverting or non-inverting).

One problem with 50% propagation delays is that you can end up with a negative propagation delay for slowly rising/falling inputs.



Can also define delay at 30% - 70% points, 10% - 90% points, etc.

For non-inverting gates, if we use 30% - 70% points:

t<sub>pdlh</sub> - prop delay low to high (measure between 30% input, 30% output)



t<sub>pdhl</sub> - prop delay high to low (measure between 70% input, 70% output)



For inverting gates, if we use 30% - 70% points:

t<sub>pdlh</sub> - measure 70% input to 30% output



 $t_{pdhl}\xspace$  - measure 30% input to 70% output

