### Stratix FPGA Homework

Compare Altera Stratix and FLEX families in several areas.

Basic mechanism for implementing random logic is the Logic Element which contains a 4-input Lookup Table + DFF.

This has not changed much between families.

One difference is that Stratix added synchronous load and clear logic to every LE; this is a common functionality to have in register which was implemented as part of the LUT4 logic in the FLEX10K.

Also, old 'cascade' function in FLEX for wide AND/OR functions generalized in Stratix by allowing LUTs to chained together for wide functions (chain input is dedicated route between logic elements).

BR 1/99

1

3



# Fast Addition/Subtraction Fact: The speed of carry generation determines speed of adder for binary addition.

FLEX10K had carry logic in each LE and dedicated carry chain routing between LEs to speed up carry propagation so that LUT4 and programmable routing did not have be used for carry logic.

Stratix does several things to make addition and adder/subtractor faster and more efficient.

BR 1/99





















DSP Block Mode	9 × 9	18 × 18	36 × 36
fultiplier	Eight multipliers with eight product outputs	Four multipliers with four product outputs	One multiplier with one product output
fultiply-accumulator	Two multiply and accumulate (52 bits)	Two multiply and accumulate (52 bits)	-
wo-multipliers adder	Four sums of two multiplier products each	Two sums of two multiplier products each	-
our-multipliers adder	Two sums of four multiplier products each	One sum of four multiplier products each	-

MegaRAM Block (4K × 144 Bits)

300 MHz

1







### **Clocking Comparison**

Flex 10K: each LE can select 1 of 2 global clocks. PLL provides clock multiplication by 2, and also syncs internal clock edges to external clock edges.

Stratix: Hierarchical clocking scheme, 16 global clock networks, driven by 4 enhanced PLLs. 16 regional clocks (4 per device quadrant), and 8 dedicated fast regional clock networks.

Clock Frequency Scaling: m/(n \* post-scale counter) where m, n, post scale counter all go from 1 to 512. M, N used for clock frequency, post-scale counter controls duty cycle.

BR 1/99

19

### Clock Skew

We have used the equation:

reg-to-reg delay = C2q + MaxCombDelay + Tsu

It is actually:

reg-to-reg delay = C2q + MaxCombDelay + Tsu + Tskew

Where Tskew is the clock skew. Clock skew is the difference in arrival times of clock edges at DFFs on the device.

Tskew is determined by die size, propagation delay across chip. Gate delays used to be large compared to Tskew, so could ignore. As transistor lengths have scaled down, gates have gotten faster and can no longer ignore Tskew.

BR 1/99











Classification of Advanced IO standards
Single Ended- Full swing signals between 0 and VCCIO, tolerant of overdrive of input signals, various current drive capability

- LVTTL, LVCMOS -- tolerant of 5V overdrive, expects
   3.3 V
- 2.5V, 1.8V, 1.5V simply lower voltage versions of LVTTL, LVCMOS
- PCI 3.3V, PCI-X 3.3V expects 3.3 V input signals, used to limit signal overshoot. But makes the pin intolerant of any drive that is over the clamping limit unless external series resistor used to limit current.

#### BR 1/99

1.5V 1.8V 2.5V 3.3V 5.0V 1.5V 1.8V 2.5V 3.3	
	1 5.0 V
1.5 🗸 🏑 🏑 🗸	
1.8 🗸 🏑 🏑 🏑 🗸	
25 🗸 🗸 🗸 (3) 🗸 (3)	
3.3	1

















## HyperTransport Differential Standard

HyperTransport is one of the supported differential standards. Each data line is actually a pair of lines.

HyperTransport uses a *source-synchronous* protocol – a clock is transmitted along with the data. The clock is differential, same as the data.

Speeds are 400 MT/s (million transfers), 600 MT/s, 800 MT/s, 1.0 GT/s, 1.2 GT/s, 1.6 GT/s. Bits/sec depends on number of data lines.

BR 1/99











## Flex vs. Stratix: Key Differences

- Logic Element: Synchronous clr/preset built in, generalized cascade
- Addition/Subtraction: carry-select adder support, subtraction support in LE with XOR gate
- Other arithmetic: monolithic multipliers, DSP blocks with monolithic multipliers + adder for efficient multiply accumulate, multiply-sum
- SRAM: true dual port capability.
- Clocking: Hierarchical clock network with three levels of clocking (global, regional, fast regional)
- IO support for new voltage-referenced and differential standards.

BR 1/99

43

# Altera Stratix vs. Xilinx Virtex II

- · Logic elements are equivalent
- · Virtex does not have carry-select adder support
- Virtex has monolithic multipliers (only 18x18 signed), but not DSP blocks (monolithic adder).
- Virtex does not have hierarchical clock network
- Both have true dual port RAM
- Both support the same IO standards.

BR 1/99