





- VHDL has a reputation as a complex language (it is!)
- We will use a small subset of the language for our purposes
- Some VHDL constructs:
  - Signal Assignment: A <= B;</li>
  - $\ Comparisons \quad = (equal), > (greater \ than), < (less \ than), \ etc.$
  - Boolean operations AND, OR, NOT, XOR
  - Sequential statements (CASE, IF, FOR)
  - Concurrent statements (when-else)
- READ YOUR BOOK. We will cover VHDL by 'example'; will explain VHDL constructs as we get to them. The book has many examples.

### VHDL Combinational Template

- Every VHDL model is composed of an entity and at least one architecture .
- Entity describes the interface to the model (inputs, outputs)
- Architecture describes the behavior of the model
- Can have multiple architectures for one entity (we will only use one in this class).

BR 1/00

4

5

# A VHDL Template for Combinational Logic

entity model\_name is port ( list of inputs and outputs ); end model\_name; architecture arch\_name of model\_name is begin concurrent statement 1 concurrent statement 2

... concurrent statement N;

### end arch\_name;

All of the text not in italics are VHDL keywords. VHDL is NOT case sensitive. (ENTITY is same as entity is same as EnTiTy). BR 1/00

# Majority Gate Example

The following is an example of a three input XOR gate (majority gate) implemented in VHDL library ieee; use ieee.std\_logic\_1164.all;

entity majority is port ( A, B, C : in std\_logic; -- two dashes is a COMMENT in VHDL

Y: out std\_logic

); end majority;

-- this is the architecture declaration, uses only one concurrent statement.

ARCHITECTURE concurrent of majority is

begin

Y <= (A and B) or (A and C) or (B and C);

# end concurrent;

### Majority Gate with Temporary Signals

The following version of the majority gate uses some temporary signals (entity has been left out, is same).

-- the architecture now uses 4 concurrent statements

ARCHITECTURE newconc of majority is signal t1, t2, t3 : std\_logic ;

begin  $t1 \le A$  and B;  $t2 \le A$  and C;  $t3 \le B$  and C;  $Y \le t1$  or t2 or t3; end newconc;

Note that temporary signals are declared between architecture statement and begin statement.

BR 1/00

7



# Concurrent Versus Sequential Statements

- The statements we have looked at so far are called concurrent statements.
  - Each concurrent statement will synthesize to a block of logic.
- Another class of VHDL statements are called sequential statements.
  - Sequential statements can ONLY appear inside of a process block.
  - A process block is considered to be a single concurrent statement.
  - Can have multiple process blocks in an architecture.
  - Usually use process blocks to describe complex combinational or sequential logic.
     BR 100

Majority Gate using process block and if statement					
The entity declaration has been left out (same as before).					
ARCHITECTURE ifstate of majority is					
	nent.				
end if; end process main;					
end ifstate; BR 1/00	10				









#### Unassigned outputs in Process blocks

A common mistake in writing a combinational process is to leave an output unassigned. If there is a path through the process in which an output is NOT assigned a value, then that value is unassigned.

 ARCHITECTURE bad of majority is

# 

end process; end bad;

### Comments on 'bad' architecture

- In the above process, the ELSE clause was left out. If the 'if' statement condition is false, then the output Y is not assigned a value.
  - In synthesis terms, this means the output Y should have a LATCH placed on it!
  - The synthesized logic will have a latch placed on the Y output; once Y goes to a 'I', it can NEVER return to a '0'!!!!!
- This is probably the #1 student mistake in writing processes. To avoid this problem do one of the following things:
  - ALL signal outputs of the process should have DEFAULT assignments right at the beginning of the process (this is my preferred method, is easiest).
  - OR, all 'if' statements that affect a signal must have ELSE clauses that assign the signal a value if the 'if' test is false.
     BR 1/00

port (y1, y2, y3, y4, y5, y6, y7 : in std_logic; dout: out std_logic_vector(2 downto 0) ); end priority; architecture ifels of priority is begin Y1 is lowest priority input process (y1, y2, y3, y4, y5, y6, y7) begin if (y7 = 1') then dout <= "111"; elsif (y6 = 1') then dout <= "110"; elsif (y6 = 1') then dout <= "110"; elsif (y5 = 1') then dout <= "101"; elsif (y3 = 1') then dout <= "011"; elsif (y3 = 1') then dout <= "011"; elsif (y3 = 1') then dout <= "010"; elsif (y1 = 1') then dout <= "001"; elsif (y1 = 1') then dout <= "001"; else dout <= "000"; else dout <= "000";	This priority circuit has 7 inputs; Y7 is highest priority, Y0 is lowest priority. Three bit output should indicate the highest priority input that is a '1' (ie. if Y6 ='1', Y4 = '1', then output should be "101"). If no input is asserted, output should be "000".
---	--

#### Comments on Priority Example

- This is the first example that used a bus. The DOUT signal is a 3 bit output bus.
  - std\_logic\_vector(2 downto 0) describes a 3 bit bus where dout(2) is most significant bit, dout(0) is least significant bit.
  - std\_logic\_vector (0 to 2) is also a 3 bit bus, but dout(0) is MSB, dout(2) is LSB. We will always use 'downto' in this class.
- A bus assignment can be done in many ways:
  - dout <= "110"; assigns all three bits</p>
  - dout(2) <= '1'; assigns only bit #2</li>
    dout(1 downto 0) <= "10"; assigns two bits of the bus.</li>
- This architecture used the 'elsif' form of the 'if' statement
- Note that it is 'elsif', NOT 'elseif'.
- Note that it is elsif, NOT
   This called an elsif chain.

BR 1/00







gin priority circuit, Y7 highest priority input Y1 is lowest priority input uses just one when-else concurrent statement. but <= "111" when $(y7 = '1')$ else "000"; ut <= "10" when $(y6 = 1')$ else "000";
Y1 is lowest priority input uses just one when-else concurrent statement. put <= "111" when (y7 = '1') else "000"; put <= "110" when (y6 = '1') else "000";
uses just one when-else concurrent statement. but $\leq =$ "111" when (y7 = '1') else "000"; but $\leq =$ "110" when (y6 = '1') else "000";
but $<=$ "111" when (y7 = '1') else "000"; but $<=$ "110" when (y6 = '1') else "000";
$vut \le "110"$ when $(y6 = '1')$ else "000";
<b>a</b> , , , ,
out <= "101" when (y5 = '1') else "000";
$ut \le "100"$ when $(y4 = '1')$ else "000";
$ut \le "011"$ when $(y3 = '1')$ else "000";
$ut \le "010"$ when $(y2 = '1')$ else "000";
$ut \le "001"$ when $(y1 = '1')$ else "000";
out <= "000" ;
d process;
id bad;
BR 1/00



### Comments on "bad" Priority Circuit

- This is a bad attempt by a neophyte VHDL writer at a priority circuit. There are multiple things wrong with this description.
- There are multiple concurrent statments driving the DOUT signal. This means MULTIPLE GATE output are tied to dout signal! Physically, this will create an unknown logic condition on the bus.
- The writer seems to think that the order of the concurrent statements makes a difference (ie, the last concurrent statement just assigns a '000'). The order in which you arrange concurrent statements MAKES NO DIFFERENCE. The synthesized logic will be the same.

 Ordering of statements only makes a difference within a process. This is why statements within a process are called 'sequential' statements; the logic synthesized reflects the statement ordering (only for assignments to the same output).
 BR 1/00 20

library ieee;	
se ieee.std_logic_1164.all;	
entity mux4to1_8 is	
<pre>port ( a,b,c,d : in std_logic_vector(7 downto 0)     sel: in std_logic_vector (1 downto 0);</pre>	;
dout: out std_logic_vector(7 downto 0)	
);	
end mux4to1_8;	
architecture whenelse of mux4to1_8 is begin	
dout $\leq$ b when (sel = "01") else	
c when (set = "10") else	
d when $(sel = "11")$ else	
a; default	
end process;	
end whenelse:	



- This is one way to write a mux, but is not the best way. The when-else structure is actually a priority structure.
  - A mux has no priority between inputs, just a simple selection.
  - The synthesis tool has to work harder than necessary to understand that all possible choices for sel are specified and that no priority is necessary.
- · Just want a simple selection mechanism.

BR 1/00



















4 Bit Ripple Car	rry Model
library ieee; use ieee std_logic_1164.all; entity adder4bit is port (a.b. in std_logic_vector(3 downto 0); cin : in std_logic; cout: out std_logic; sum: out std_logic; vector(3 downto 0) ; end adder4bit; architecture bruteforce of adder4bit is temporary signals for internal carries signal c: std_logic_vector(4 downto 0); begin process (a, b, cin, c) begin c(0) <= cin; full adder 1 sum(0) <= a(0) xot b(0) xor c(0); c(1) << c(a(0) and b(0)) or (c(0) and (a(0) or b(0)); full adder 1 sum(1) <= a(1) xor b(1) xor c(1); c(2) <= (a(1) and b(1)) or (c(1) and (a(1) or b(1)); BR 1.00	easier way?



4 Bit Ripple Carry Model using For Statement	
architecture forloop of adder4bit is	
<pre>signal c : std_logic_vector(4 downto 0); temporary signals for internal carrie begin process (a, b, cin, c) begin c(0) &lt;= cin; for i in 0 to 3 loop  all four full adders sum(i) &lt;= a(i) xor b(i) xor c(i); c(i+1) &lt;= (a(i) and b(i)) or (c(i) and (a(i) or b(i))); end loop;</pre>	es.
$cout \ll c(4);$	
end process; end forloop;	
BR 1/00 29	

# Comments on for-loop statement

- The *for-loop* can be used to repeat blocks of logic
- The loop variable *i* is implicitly declared for this loop; does not have to be declared anywhere else.
- To visualize what logic is created, 'unroll' the loop by writing down each loop iteration with loop indices replaced hard numbers.

BR 1/00

#### Summary

- There are many different ways to write VHDL synthesizable models for combinational logic.
- There is no 'best' way to write a model; for now, just use the statements/style that you feel most comfortable with and can get to work (of course!)
- READ THE BOOK!!!!!!!!
  - There is NO WAY that we can cover all possible examples in class. The book has many other VHDL examples.
  - I have intentionally left out MANY, MANY language details. You
    can get by with what I have shown you, but feel free to experiment
    with other language features that you see discussed in the book or
    elsewhere.

BR 1/00

31

32

### Summary (cont.)

- SEARCH THE WWW!!!!!
- The WWW is full of VHDL examples, tutorials, etc.
- TRY IT OUT!!!!
   If you have a question about a statement or example, try it out in the Altera Maxplus package and see what happens!
- This course is about Digital System *DESIGN*, not VHDL. As such, we will only have 3-4 lectures about VHDL, the rest will be on **design** topics.
  - VHDL is only a means for efficiently implementing your design it is not interesting by itself.
  - You will probably learn multiple synthesis languages in your design career - it is the digital design techniques that you use that will be common to your designs, not the synthesis language.

BR 1/00