WARNING - UPDATED SLIDES

- These slides and associated ZIP archives have been updated since they were first posted.
 - Copy your dware dsp_dware/DWDSP_mult_csa.vhd,
 - dsp_test/blend8_rtl.vhd to another location.
 - Remove your old dsp_dware, dsp_test directories, and unzip the updated archives.
- The slides have been updated to reflect the new package hierarchy
- Look at the end of the presentation for the step-by-step procedure this has been updated as well.

BR

3/6/2002

Synthetic Operator Mapping How is '+' mapped to an implementation? In ieee.std_logic_arith: function "+"(L: UNSIGNED; R: SIGNED) return SIGNED is -- pragma label_applies_to plus -- synopsys subpgm_id 238 constant length: INTEGER := max(L'length + 1, R'length); begin return plus(CONV_SIGNED(L, length), CONV_SIGNED(R, length)); -- pragma label plus end; The function 'plus' determines the simulation functionality of '+' 3/6/2002 BR 2

function plus(A, B: variable carry: variable BV, sum pragma map_to	a: SIGNED (A'left downt _operator ADD_TC_OP function LEFT_SIGNED_AR	is 0 0);
<pre>sum := (othe return(sum); end if; carry := '0'; BV := B; for i in 0 to A' sum(i) := A(carry := (A((A()))</pre>		<i>plus</i> function only defines functionality. ADD_TC_OP defined in synthetic
end; 3/6/2002	BR	3



<pre>module (DWDSP_add) { design_library : "DWSL"; parameter(width) { formula : "width'A')"; hdl_parameter : TRUE; } pin (A) { direction : input ; bit_width } pin (B) { direction : input ; bit_width } pin (CI) { direction : input ; bit_width : } pin (SUM) { direction : output; bit_width } </pre>	h : "width" ; Port definitions match VHDL port definitions.

<pre>} pin (CO) { direction : output ; bit_width } pin (OV) {</pre>	: "1" ;
<pre>direction : output ; bit_width }</pre>	:"1"; BR 5

<pre>binding (b0) { bound_operator : "ADD_TC_OP" ; pin_association(A) { oper_pin : pin_association(S) { oper_pin : pin_association(CI) { value : " pin_association(SUM) { oper_pin } } implementation (rpl) { technology : gcmos_unit.db; } implementation (cla) { technology : gcmos_unit.db; } implementation (csel) { technology : gcmos_unit.db; } }</pre>	B; } to operator pins.
3/6/2002 BR	6

	Fixed Point Numbers	
	eger arithmetic you are used to ral term of Fixed Point arithmet	
	means that we view the decimal point of or all numbers involved in the calculat	
 For integer in right 	nterpretation, the decimal point is all th	e way to the
0.05	192. Unsigned integers, d37. the right.	ecimal point to
	229.	
number of digits to	n for fixed point is 'X.Y', where the left of the decimal point, Y at of the decimal point.	
3/6/2002	BR	7

	Fix	ed Point (cont).	
nun rigł Additi	nber to the right, nt	actually be located somewhere in the r nbers; different inte f decimal point	niddle, to the
\$11 + \$1F	17 + 31	4.25 + 7.75	0.07 + 0.12
\$30	48	12.00	0.19
	xxxxxxx.0 decimal point to right. This is 8.0 notation.	XXXXXX.yy two binary fractional digits. This is 6.2 notation.	0.yyyyyyyyy decimal point to left (all fractional digits). This is 0.8 notation.
3/6/2002		BR	8

		Unsiged Overflo)W
unsi			gnificant Digit is an error - the result is
		numbers; differen on of decimal point	t interpretations of
\$FF	255	63.75	0.99600
+ \$01	+ 1	+ 0.25	+ 0.00391
\$00	0	0	0
-	xxxxxxx.0 imal point to right	XXXXXX.yy two binary fractional digits (6.2 notation)	0.yyyyyyyy decimal point to left (all fractional digits). This 0.8 notation
3/6/2002		BR	9

Saturating Arithmetic · Saturating arithmetic means that if an overflow occurs, the number is clamped to the maximum possible value. - Gives a result that is closer to the correct value - Used in DSP, Graphic applications. - Requires extra hardware to be added to binary adder. - Pentium MMX instructions have option for saturating arithmetic. 63.75 0.99600 \$FF 255 + \$01 + 0.00391 1 + 0.25 _____ \$FF 255 63.75 0.99600 xxxxxxxx.0 xxxxxx.yy 0.уууууууу decimal point to right two binary fractional decimal point to left (all digits. fractional digits) 10 3/6/2002 BR

Saturating Arithmetic

The MMX instructions perform SIMD operations between MMX registers on packed bytes, words, or dwords.

The arithmetic operations can made to operate in Saturation mode.

What saturation mode does is clip numbers to Maximum positive or maximum negative values during arithmetic.

In normal mode: FFh + 01h = 00h (unsigned overflow) In saturated, unsigned mode: FFh + 01 = FFh (saturated to maximum value, closer to actual arithmetic value)

In normal mode: 7fh + 01h = 80h (signed overflow)

In saturated, signed mode: 7fh + 01 = 7fh (saturated to max value) $_{3/62002}$ BR

Saturating Adder: Unsigned and 2'Complement

- For an unsigned saturating adder, 8 bit:
 - Perform binary addition
 - If Carryout of MSB =1, then result should be a \$FF.
 - If Carryout of MSB =0, then result is binary addition result.
- · For a 2's complement saturating adder, 8 bit:
 - Perform binary addition
 - If Overflow = 1, then:
 - · If one of the operands is negative, then result is \$80
 - · If one of the operands is positive, then result is \$7f

BR

- If Overflow = 0, then result is binary addition result.

```
3/6/2002
```

11

12



dwdsp_arit	h.vhd	
Create a package that does saturatin functions for DSP. Create a Synthe operators.	e /1	
<pre>library ieee; use ieee.std_logic_1164.all; use IEEE.std_logic_arith.all;</pre>	'+' does unsigned saturating add. Will talk about <i>dspmult</i>	
package dwdsp_arith is	later.	
function dspmult(A: UNSIGNED; UNSIGNED;	B: UNSIGNED) return	
<pre>function "+"(L: UNSIGNED; R: U UNSIGNED;</pre>	NSIGNED) return	
end dwdsp_arith;		
3/6/2002 BR	14	





DWDSP_add.vhd - module for saturating addition	
library ieee; use ieee.std_logic_1164.all;	
<pre>entity DWDSP_add is generic(width : POSITIVE); port(A,B : std_logic_vector(width-1 downto 0); CI : std_logic; SUM : out std_logic_vector(width-1 downto 0)); end DWDSP_add;</pre>	
Will create designware library called DWDSP and place modules in this library.	
The synthetic library will be called DWDSP.sl.	
3/6/2002 BR	17

U1: DW01_add generic map (wid	<pre>:(width-1 downto 0); tor(width-1 downto 0); modules from other DW libraries! Ath => width) A, B=>b, SUM => tsum, CO => tco);</pre>
end cla;	















dwdsp arith unsigned.vhd This package provides a wrapper around '+', and maps the '*' to the *dspmult* function from *dwdsp* arith. Both functions accept std logic vector values and convert them to the unsigned type. This package also defines the oneminus function (discussed later) library ieee,dwdsp, synopsys; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use synopsys.attributes.all; use dwdsp.dwdsp arith.all; package dwdsp_arith_unsigned is function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR; function "*"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR; function oneminus(L: STD LOGIC VECTOR) return STD_LOGIC_VECTOR; end_dwdsp_arith_unsigned; BR 27



Mapping '+' to DWDSP add

- Forcing the mapping of '+' of DWDSP add, architecture 'cla' within *dsp_arith_unsigned* is sub-optimal
 - Ideally, would like to do this from a dc shell script
 - The default is to map '+', '*' to the operators defined in the standard synthetic library (standard.sldb), which maps these to DW01_add, DW02_mult respectively.
- Unfortuntely, I have been unable to figure out the correct magic to add to the *dc_shell* scripts to force use of *DWDSP_add*, *DWDSP_mult*
 - dc_shell stubbornly selects normal DW01_add, DW02_mult mappings no matter what I try
 - We will live with this solution for now, but there is probably a better way
- Your RTL and behavioral code should use the dwdsp_arith_unsigned package, and use the '+', '*' operators for addition, multiplication. BR

3/6/2002

29





3/6/2002

BR

31









	dsp_test.zip Archive	
under vhdl_c respective di	r VHDL source directories. In ourse/src. Makefiles for each rectories. install as Modelsim library, com	are in their
– dwdsp/	dwdsp_arith_unsigned' package. install as Modelsim library, compile	
compile thi	update to gemos library (fixed a pros s third. install as Modelsim library. Provi	,
your blend	implementation. vs, dwdsp, gcmos libraries are	
not need to c	ompile these again.	-
	BR	34

dsp_test Library
Files are: dsp_test/Makefile.dsp_test makefile dsp_test/blend8.vhd blend8 entity dsp_test/blend8_rtl.vhd empty architecture – fill this out, use for synthesis dsp_test/blend8_gate.vhd empty architecture, replace this with synthesized gate level architecture dsp_test/dsp_tbblend.vdh test bench, contains configurations for rtl, gate architectures
dsp_test/tbblend_gold.log log file of golden simulation (gate and rtl architecture simulations should match)

- 3/6/2002
- BR

dsp_dware.zip Archive Will expand to dsp_dware directory – should be placed under vhdl_course/synopsys. This is the directory that should be used for Synopsys synthesis. Important files are (not all listed): DWDSP_mult_csa.vhd – architecture for '*' implementation compile_dwdsp_lib.script – dc_shell script for compiling DWDSP modules, use this after any changes to DWDSP* files. rtl/blend8.vhd -- place both blend8 entity and RTL architecture in here for synthesis. blend8.script – dc_shell script for synthesizing 'rtl/blend8.vhd' using the DWDSP synthetic library. Output file will be 'gate/blend8_gate.vhd'. 302002 BR 38

Steps to Complete this Assignment

- Complete the *dsp_test/blend8_rtl.vhd* architecture to implement the blend8 datapath and match the golden output file
- Uses '*', '+', oneminus functions from dsp_arith_unsigned package.
 Edit the dsp_dware/rtl/blend8.vhd file and place the 'rtl' architecture from dsp_test/blend8_rtl.vhd in here.
- Complete the DWDSP_mult_csa.vhd file to implement the '*' function as discussed
- Use 'dc_shell -f compile_dwdsp_lib.script ' to compile
 Synthesize a gate level architecture
- Use 'dc_shell -f blend8.vhd' will produce gate/blend8_gate.vhd
 Copy 'gate/blend8_gate.vhd' to dsp_test/blend8_gate.vhd, compile in Modelsim, and see if results of gate level
- configuration simulation matches the RTL simulation.

3/6/2002

BR

39

37

blend8.rpt File

After synthesizing your design using *dc_shell* and the *blend8.script* file, look inside the *blend8.rpt* file.

The implementation section should show *dwdsp_mult, dwdsp_add* operators being used.

Implementation Report

	1	Current	Set	
Cell	Module	Implementation	Implementation	
add_47/a0/plus	DWDSP_add	cla	cla	
mul_44/al	DWDSP_mult	csa	csa	
mul_45/al	DWDSP_mult	csa	csa	
3/6/2002		BR		40