## Simulation #2: Bus Operation

- This lecture will discuss some topics that will be useful for performing Simulation #2
  - VHDL Variables
  - Modeling of Finite State Machines
  - Modeling of In/Out Ports
  - Bus Operation
- Also see the link to Simulation #2 on the WWW page

1/22/2003

BR

## 

BR

2

1/22/2003

1

3

Finite State Machines A Mealy-type FSM is shown below. In a Mealy-type FSM, the outputs are a function of both the present state and the current inputs. One way to model this to use a separate processes for the state registers and combinational logic. m Outputs Inputs Combinational Logic Circuit k-bit k-bit Present State Next State D FFs Value Value k CLK 1/22/2003 BR 4



| Entity       |                    |     |  |  |  |
|--------------|--------------------|-----|--|--|--|
| LIBRARY ieee | ;<br>_logic_1164.A | ы.: |  |  |  |
| 000 1000.000 | _10910_1101        |     |  |  |  |
| MEALY FSM    | machine            |     |  |  |  |
| pstate       | A=0                | A=1 |  |  |  |
| STO          |                    |     |  | are nextstate/outpu                        |  |
|              |                    |     |  | are nextstate/outpu<br>are nextstate/outpu |  |
|              |                    |     |  | are nextstate/outpu                        |  |
|              |                    |     |  | are nextstate/outpu                        |  |
|              |                    |     |  |  |  |
| entity mealy | fsm is             |     |  |  |  |
| port (       | _                  |     |  |  |  |
|              | k: in std_log      |     |  |  |  |
|              | out std_lo         | gic |  |  |  |
| );           |                    |     |  |  |  |
| end mealy_fs | m 7                |     |  |  |  |
|              |                    |     |  |  |  |
|              |                    |     |  |  |  |

## VHDL Variables (continued)

- · Local variables are not visible outside of a process
- For a process, the value of a variable is static, i.e., it retains its value between process invocations
- For a procedure or function, the value of the variable is reinitialized each time the procedure or function is called
- A global variable is declared outside of a process using the 'shared' keyword. Will discuss global variables in more detail later.
   architecture a of myentity is

shared variable a: integer := 0;
process (clk, r)
begin
.....
a := a + 1;
.....
end;
1/22/2003
BR

















## Port Types • VHDL port types can be *in*, *out*, *inout*, *buffer in* intended for input only note. Connet assim using the second sec

- in intended for input-only ports. Cannot assign values to ports of type in.
- out intended for output-only port. Cannot read the value of ports of type out.
- inout intended for bidirectional ports
- buffer type is like an out port but can be read from
- Do not use *buffer* ports. Problems are:

   a *buffer* port can only have one driver on it
   a *buffer* port must be connected to another port of type *buffer*,
- which means *buffer* ports propagate through hierarchy
  If you need to read a value from an *out* port, use the *'driving value* attribute
  - Will return the driving value of the port, can be used to read the driving value of a port of type *out*.

15

1/22/2003

BR





