







First Try	- call this architecture 'bel	nv'
0 1	ess whose sensitivity list contain gered any time a change occurs	
Declare two boolean v_one, v_zero.	n variable arrays within the pro-	cess called
When process trigge	ers, loop through signal list	
if value of signation variable to TRU	al is '1', set corresponding entry E.	y in v_one
If value of signa array to TRUE.	l is '0', set corresponding entry	in v_zero
2/7/2002	BR	3

architecture genl of monitor is signal v_one: std_logic_vector (N-1 downto 0); signal v_zero: std_logic_vector (N-1 downto 0);				
FILE OutFile : text; begin FGEN:	Signals for keeping information, visible to all processes. Shared			
<pre>for i in 0 to N-1 generate process (a(i)) begin if (a(i) = '1') then v_one(i) <= '1'; elsif (a(i) = '0') then v_zero(i) <= '1'; end if; end if;</pre>	GENERATE block creates a process for each bit of 'a'			
end generate PGEN; process(log) variable init : boolean := FA VARIABLE LL: line;	LSE;			
2/7/2002	BR 6			

signal v_o	<pre>gen2 of monitor is ne: std_logic_vector (N-1 dow ero: std_logic_vector (N-1 dow le : text;</pre>	
v_one(i	<pre>in 0 to N-1 generate) <= '1' when (a(i)='1') else i) <= '1' when (a(i)='1') else te PGEN;</pre>	
This accomplis	shes the same result as previous	slide.
2/7/2002	BR	7

# of signals, #	Approaches (Execution time)			e)
of events	behv (single process, local variables)	gen1 (signals, generated processes)	Gen2 (signals, generated concurrent assign)	gen3 (shared variables, generated processes)
2000, 500	3.9 s	4.0 s	4.1 s	3.7 s
20000, 500	5.1 s	22.0 s	22.3 s	4.4 s
creasing nur			large impact of als. Why?	



Approaches (Execution time)			
behv (single process, local variables)	gen1 (signals, generated processes)	Gen2 (signals, generated concurrent assign)	gen3 (shared variables, generated processes)
5.1 s	22.0 s	22.3 s	4.4 s
50.3 s	22.8 s	22.6 s	5.1 s
0	· · · · · · · · · · · · · · · · · · ·	0	y 100x
	behv (single process, local variables) 5.1 s 50.3 s mber of signa	behv (single process, local variables) gen1 (signals, generated processes) 5.1 s 22.0 s 50.3 s 22.8 s	behv (single process, local variables) gen1 (signals, generated processes) Gen2 (signals, generated concurrent assign) 5.1 s 22.0 s 22.3 s

# of signals, #	Approaches (Execution time)			
of events	behv (single process, local variables)	gen1 (signals, generated processes)	Gen2 (signals, generated concurrent assign)	gen3 (shared variables, generated processes)
2000, 500	3.9 s	4.0 s	4.1 s	3.7 s
2000, 50000	10.5 s	5.8 s	5.8 s	4.2 s

	Performance Data	
 be poor for large execution time. Why are the first number of signa Most of the exe Takes time to a number of signa Fastest execution the GENERATE A simple messa 	bde that the single process age numbers of event or signals affected by both # of signals and # t two GENERATE approach ls and not number of events' cution time is actually initialization llocate and initialize data structure als. n time and best scaling perfor approach that used shared of ge – if you can substitute a variab both execution time and memory	s f of events. les sensitive to ? no time to for such a large primance was variables le for a signal do
2/7/2002	BR	12

Representing Databook Timing Information

- Assume we must create VHDL models for Commercial
 Off-The-Shelf (COTS) parts
- How can the model represent databook timing values?
 Speed grade information (-15, -20, -25)
 - Different temperature/voltage ranges (commercial vs military)
- Different parts from same family share similar timing parameters
 - All SRAMs have Taa (access time from address)
 - But ... PLDs do not have this timing parameter
- Will use a hierarchy of packages to create a structure for representing databook timing

2/7/2002

BR

ram ce oe tv - Package for RAMs with single CE PACKAGE ram ce oe tv IS Defines timing parameters for TYPE model_times IS RECORD this SRAM family -- read cycle tre : time; -- read cycle time -- address to data valid taa : time; -data hold from address change toha time; : -- ce low to data valid tace time; tdoe : time; -- oe low to data valid tlzoe : time; -- oe low to low Z time; -- oe high to high Z thzoe : -- ce low to low Z tlzce time; -- ce high to high Z thzce time; **.** . Lots more like this, all record fields END RECORD; not shown. END ram_ce_oe_tv; 2/7/2002 BR 16

Package Hierarchy

- Create a base timing package that will define some parameters common to all data sheets

 time vector types, operating point type
- Create a timing package that represents the timing parameters shared by all members of a particular family
 ie. 'ram ce oe tv' package is shared by all SRAMs that have both a single chip enable and an output enable (separate IO)
- Finally, create a timing view package that contains the timing data for a particular part
- Must have some method for selecting a particular set of time values in the configuration
 - Would also like to be able to override individual timing values if desired

2/7/2002

```
BR
```

14

13







cy7b134 Entity		
<pre>ENTITY cy7b134 IS GENERIC (operating point : operating point_type := ; speed_grade : speed_grade_type:= speed EIA 567 Boolean Generics mgeneration : Boolean := TRUE; rep xgeneration := two devetor; WD_al, WD_ar : two devetor; WD_rw_l, WD_rw_r : Time := 0 ns; WD_cel, WD_cer : Time := 0 ns; Time := Time'LEFT; taa : Time := Time'LEFT; tae : Time := Time'LEFT</pre>	_grade_default; ort timing violations	
2/7/2002 BR	19	

