

VHDL

System ASIC Design Lab.

jcho@asiclab.inchon.ac.kr




Chap. 1


Chap. 2



Chap. 3 Digital System VHDL Modeling



Chap. 4 Test Bench Model



Chap. 1







Digital ASIC


ASIC



	Custom	Cell-based	Prediffused	Prewired
Density	Very High	High	High	Medium - Low
Performance	Very High	High	High	Medium - Low
Flexibility	Very High	High	Medium	Low
Design time	Very Long	Short	Short	Very Short
Manufacturing time	Medium	Medium	Short	Very Short
Cost - low volume	Very High	High	High	Low
Cost - high volume	Low	Low	Low	High







Standard-Cell Design



Boding Diagram



























Full Adder **27** **VHDL**

1-Level VHDL

```

library IEEE;
use IEEE.std_logic_1164.all;
entity FULL_ADD is
    port (
        A : in std_logic;
        B : in std_logic;
        C_IN : in std_logic;
        C_OUT : out std_logic;
        SUM : out std_logic);
end FULL_ADD;
architecture RTL1 of FULL_ADD is
    signal S0 : std_logic;
begin
    S0 <= A xor B;
    SUM <= S0 xor C_IN;
    C_OUT <= (A and B) or (S0 and C_IN);
end RTL1;

```

VHDL


```


library IEEE; use IEEE.std_logic_1164.all;
entity FULL_ADD is
    port ( A, B, C_IN : in std_logic;
           SUM, C_OUT : out std_logic);
end FULL_ADD;
architecture RTL2 of FULL_ADD is
    signal S0,S1,S2 : std_logic;
    for u0,u1 : HA use entity work.HA(RTL);
    for u2 : OR2 use entity work.OR2(RTL);
    component HA
        port ( A, B : in std_logic;
               SUM, CARRY : out std_logic);
    end component;
    component OR2
        port ( IN1, IN2 : in std_logic;
               OUT1 : out std_logic);
    end component;
begin
    u0 : HA port map (X, Y, S0, S1);
    u1 : HA port map (S0, C_IN, SUM, S2);
    u2 : OR2 port map (S1, S2, C_OUT);
end RTL2;

```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-27







VHDL


```

library IEEE;
use IEEE.std_logic_1164.all;
entity EX is
  port (A, B, C, D : in std_logic;
        Y1, Y2 : out std_logic);
end EX;
architecture RTL of EX is
begin
  process (A, B, C, D)
    variable TMP:
      std_logic_vector(3 downto 0);
  begin
    TMP := A & B & C & D;
    case TMP is
      when "0000" => Y1<='1'; Y2<='0';
      when "0001" => Y1<='1'; Y2<='0';
      when "0010" => Y1<='1'; Y2<='0';
      when "0011" => Y1<='1'; Y2<='0';
      when "0100" => Y1<='1'; Y2<='0';
      when "0101" => Y1<='1'; Y2<='0';
      when "0110" => Y1<='1'; Y2<='0';
      when "0111" => Y1<='1'; Y2<='0';
      when "1000" => Y1<='1'; Y2<='0';
      when "1001" => Y1<='0'; Y2<='1';
      when "1010" => Y1<='0'; Y2<='1';
      when "1011" => Y1<='1'; Y2<='1';
      when "1100" => Y1<='1'; Y2<='0';
      when "1101" => Y1<='1'; Y2<='0';
      when "1110" => Y1<='1'; Y2<='0';
      when others => Y1<='1'; Y2<='0';
    end case;
  end process;
end RTL;

```

Univ. of Incheon System ASIC Design Lab. VHDL ASIC NO.-30





Character Set , Lexical Elements		Identifier		
	Character Sets		VHDL-87	Reserved Word
	Upper-Case Letters	abs	access	after
	Lower-Case Letters	and	architecture	alias
	Special Characters	assert	attribute	all
	Space Character	begin	block	array
	Format Effectors	buffer	bus	body
		case	component	constant
		configuration	disconnect	downto
		else	end	elsif
		entity	for	file
		exit	guarded	function
		generic	if	library
		is	label	in
		map	mod	inout
		nor	not	library
		on	open	linkage
		or	or	loop
		package	port	null
		procedure	range	of
		process	report	others
		rem	return	out
		severity	select	record
		signal	subtype	register
		transport	then	return
		type	units	select
		variable	until	subtype
		wait	when	use
		xor	while	with



Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-35

VHDL-93		가	Reserved Word	Identifier
	VHDL-93	가	Reserved Word	
group	impure	inertial	literal	postponed
shared	sla	sll	sra	srl
		Identifier		
	COUNT	cout	c_out	AB2_5C
Decoder	A_B_C	xyz		h333
				VHSIC
				X1
				FFT
				STORE_NEXT_ITEM
	2CA	My-name	H\$B	LOOP
				Decode_
				N#3

Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-36



Data

<ul style="list-style-type: none"> ↖ Data <ul style="list-style-type: none"> ↖ : Data Type <ul style="list-style-type: none"> ↖ Group , Package ↖ VHDL 가 Data Type ↖ : ++ Type Synthesis ↖ Tool <ul style="list-style-type: none"> ↖ Scalar Data Types <ul style="list-style-type: none"> ↖ Enumeration Type, Numeric type, Physical Type++ ↖ Composite Data Types <ul style="list-style-type: none"> ↖ Array Type, Record Type ↖ Access Data Type++ ↖ File Data Type++ ↖ Type package <ul style="list-style-type: none"> ↖ standard package <ul style="list-style-type: none"> ↖ 1987 ↖ std_logic_1164 <ul style="list-style-type: none"> ↖ 1993 	<ul style="list-style-type: none"> ↖ Standard Package <pre>package STANDARD is type BOOLEAN is (FALSE, TRUE); type BIT is ('0', '1'); type CHARACTER is (); type SEVERITY_LEVEL is (NOTE, WARNING, ERROR, FAILURE); type INTEGER is implementation defined; type REAL is implementation defined; type TIME is range implementation defined; units fs: ps = 1000 fs; end units; subtype DELAY_LENGTH is TIME; function NOW return time; subtype NATURAL is integer range 0 to integer'high; subtype POSITIVE is integer range 1 to integer'high; type STRING is array(positive range <>) of character; type BIT_VECTOR is array(natural range <>) of bit; end STANDARD;</pre>
--	---

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-39

1993 Package Type

<ul style="list-style-type: none"> ↖ Std_logic_1164 Package <pre>package STD_LOGIC_1164 is type STD_ULOGIC is ('U', --Uninitialized 'X', --Forcing Unknown '0', --Forcing 0 '1', --Forcing 1 'Z', --High Impedance 'W', --Weak Unknown 'L', --Weak 0 'H', --Weak 1 '-' --Don't care); type STD_ULOGIC_VECTOR is array(natural range <>) of std_ulogic; function resolved(s: std_ulogic_vector) return std_ulogic; subtype STD_ULOGIC is resolved std_ulogic;</pre> 	<pre>type STD_LOGIC_VECTOR is array(natural range <>) of std_logic; subtype X01 is resolved std_ulogic range 'X' to '1'; subtype X01Z is resolved std_ulogic range 'X' to 'Z'; subtype UX01 is resolved std_ulogic range 'U' to '1'; subtype UX01Z is resolved std_ulogic range 'U' to 'Z'; function "and" (l: std_logic; r: std_logic) return std_logic; ; function "and" (l: std_logic_vector; r: std_logic_vector) return std_logic_vector; ; function Is_X (s: std_ulogic) return boolean; end STD_LOGIC_1164;</pre>
--	--

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-40

가 Data Type (1)

<ul style="list-style-type: none"> ↳ Integer Data Type <ul style="list-style-type: none"> ↳ type COUNTVALUE is range 0 to 15; ↳ type TWENTIES is range 20 to 29; ↳ Synthesis tool <ul style="list-style-type: none"> 0 bit 	<ul style="list-style-type: none"> ↳ Enumeration Data Type <ul style="list-style-type: none"> ↳ FSM <ul style="list-style-type: none"> ↳ type STATE_NAME is (A, B, C, D); ↳ 2 element <ul style="list-style-type: none"> (0 가) (1 가)
<ul style="list-style-type: none"> ↳ type STATE is (S0, S1, S2); ↳ signal C_STATE, N_STATE : STATE; 	

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-41

가 Data Type (2)


<ul style="list-style-type: none"> ↳ 8*5 Bit 2 Memory : -1 <ul style="list-style-type: none"> ↳ Word Addressing Mode <ul style="list-style-type: none"> Memory ↳ -1 ↳ subtype WORD1 is <ul style="list-style-type: none"> std_logic_vector(4 downto 0); type MEMORY1 is array(0 to 7) of WORD; ↳ -2 <ul style="list-style-type: none"> type WORD2 is array(4 downto 0) of std_logic; type MEMORY2 is array(0 to 7) of WORD; 	<ul style="list-style-type: none"> ↳ 8*5 Bit 2 Memory : -2 <ul style="list-style-type: none"> ↳ Bit Addressing Mode type MEMORY4 is <ul style="list-style-type: none"> array(0 to 7, 4 downto 0) of std_logic; ↳ Bit-addressing Mode <ul style="list-style-type: none"> Memory 2 ↳ Composite Record Data Type <ul style="list-style-type: none"> type FloatPointType is <ul style="list-style-type: none"> record SIGN : std_logic; EXPONENT : unsigned(0 to 6); FRACTION : unsigned(24 downto 1); end record; ↳ Composite Array Data Type <ul style="list-style-type: none"> type unsigned is array(natural range <>) of std_logic; type unsigned_word is array(natural range 7 downto 0) of std_logic;
---	---

Univ. of Incheon System ASIC Design Lab.


VHDL ASIC NO.-42



Entity Declaration Unit




```
-- 9-value Package           Visibility
library IEEE; use IEEE.std_logic_1164.ALL;
-- Pin Name, Mode, Data Type
entity DFF is
port (D : in std_logic;
      CLK : in std_logic;
      CLR : in std_logic;
      -- D, CLK, CLR : in std_logic;
      Q, QBAR : out std_logic);
end DFF;
```




```
library IEEE; use IEEE.std_logic_1164.ALL;
entity GENERIC_DECODER is
-- Static Information
generic (SIZEIN, SIZEOUT : integer);
-- Dynamic Pin Data
port (EN: in std_logic;
      A: in std_logic_vector(SIZEIN-1
                                downto 0);
      B : out std_logic_vector(SIZEOUT-1
                                downto 0));
end GENERIC_DECODER;
```

Univ. of Incheon System ASIC Design Lab.
VHDL ASIC NO.-45

Architecture Body Unit



```
architecture A_NAME of E_NAME is
[ DECLARATIONS ]
begin
{CONCURRENT_STATEMENT}
end [A_NAME];
```



-  Structural View
-  Behavioral view
 -  $Q=1'$
 -  $x=1'$
 -  $, Y$
 -  $Z \not\models$
 -  $'1'$
-  Data-flow view
 -  Boolean state equation
-  Structural view
 -  and gate
 -  or gate
-  Behavioral View
-  Data-flow View
-  Mixed view
 -  Behavioral View
 -  Data-flow View
 -  Structural View
 -  .

Univ. of Incheon System ASIC Design Lab.
VHDL ASIC NO.-46

Architecture Body Unit

Entity design unit

```
library IEEE; use IEEE.std_logic_1164.all;
entity EXAMPLE is
port (X, Y, Z: in std_logic;
      Q: out std_logic);
end EXAMPLE;
```

Behavioral View

```
architecture RTL1 of EXAMPLE is
begin
process (X, Y, Z)
begin
  if X='1' then
    Q <= '1';
  elsif (Y='1' and Z='1') then
    Q <= '1';
  else
    Q <= '0';
  end if;
end process;
end RTL1;
```


Data-flow View

```
architecture RTL2 of EXAMPLE is
begin
  Q <= X or (Y AND Z);
end RTL2;
```

Structural View

```
architecture RTL3 of EXAMPLE is
component OR2
port (I1, I2: in std_logic;
      O1: out std_logic);
end component;
component AND2
port (I1, I2: in std_logic;
      O1: out std_logic);
end component;
for U0: OR2 use entity work.OR2(RTL);
for U1: AND2 use entity work.AND2(RTL);
signal S1: std_logic;
begin
  U0: OR2 port map (X, S1, Q);
  U1: AND2 port map (Y, Z, S1);
end RTL3;
```

Configuration



Configuration Specification :

- ↪ Architecture Unit Structural View
- ↪ component compile library entity unit
architecture unit component binding
- ↪ 1-Level
- ↪ architecture unit

↪ Syntax

```

for INSTANTIATION_LIST : COMPONENT_NAME
    [ use entity ENTITY_NAME { ( ARCHITECTURE_NAME ) } ]
    [ generic map ( GENERIC_ASSOCIATION_LIST ) ]
    [ port map ( PORT_ASSOCIATION_LIST ) ];

```

- ↪ for U0 : NAND1, NAND2 use entity work.NAND_GATE(RTL);
↪ 가
- ↪ for U1 : INV1, INV2, INV3 use entity work.INVERTER;
- ↪ for ALL : NOR use configuration LIB1.NOR_C;
↪ NOR component가 compile library LIB1
- ↪ for others : NOT use entity work.NOT(RTL);



Configuration Declaration Unit :

- ↪ Behavioral View :

```

configuration TOP of XDOWN is
    for BEHAVIORAL end for;
end TOP;

```

- ↪ Structural View :

↪

```

design entity
    S1
    S2
    S3
    OR2
    COUT
    SUM
configuration
    A --- HA
    B --- HA
    CIN --- HA
    HA --- S1
    HA --- S2
    S1 --- S2
    S2 --- S3
    S3 --- OR2
    OR2 --- COUT
    OR2 --- SUM

```



```

configuration FA_C of FA_E is
    for FA_A
        for u1,u2: HA use entity WORK.HA_E(HA_A) generic map (3 ns, 2 ns);
            for HA_A
                for u1: XOR2 use entity WORK.XOR2_E(XOR2_A) generic map (3 ns); end for;
                for u2: AND2 use entity WORK.AND2_E(AND2_A) generic map (2 ns); end for;
            end for;
        end for;
        for u3: OR2 use entity WORK.OR2_E(OR2_A) generic map (2 ns); end for;
    end for;
end;

```

↪ Generate configuration declaration unit : generate





Library Visibility


```

Entity Unit
  ↳ architecture configuration unit
--library visibility
library IEEE; use IEEE.std_logic_1164.ALL; use IEEE.std_logic_unsigned.all;
--entity unit
entity ADD_SUB is
  port ( A, B      : in std_logic_vector(3 downto 0);
         SEL      : in std_logic;
         S       : out std_logic_vector(3 downto 0);
         CF, ZF   : out std_logic);
end ADD_SUB;
Package Declaration Unit
  ↳ package body unit
library IEEE;use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_arith.all; use IEEE.std_logic_signed.all;
package PACK_MATCH is
  function COMP2C ( A: std_logic_vector) return std_logic_vector;
  function TWO_MUL ( A: std_logic_vector; B: std_logic) return std_logic_vector;
end PACK_MATCH;

```



Structural View



<ul style="list-style-type: none"> ↳ Structural View VHDL Component ↳ Architecture Unit ↳ Component D.B. ↳ Wire ↳ Architecture Unit ↳ Port Map ↳ Component ↳ Component ↳ I/O Port ↳ Formal Name: Pin Name ↳ component HA port (A, B: in std_logic; C, D: out std_logic); end component; 	<ul style="list-style-type: none"> ↳ Component ↳ Configuration ↳ for U0: HA use entity work.HA(RTL); ↳ Component ↳ 3가 ↳ Component Instantiation ↳ Actual Name: Wire Name ↳ Pin Wire ↳ H/W ↳ if for generate ↳ Component Instantiation ↳ Pin Wire 2가 ↳ Positional Association Mapping ↳ Named Association Mappin ↳ Wire Data Type Signal
--	---



Component Instantiation

```

✓ VHDL
library IEEE; use IEEE.std_logic_1164.all;
entity FA is
port (A, B, CIN : in std_logic;
      SUM, COUT : out std_logic);
end FA;
--
architecture RTL of FA is
component HA
port ( A, B : in std_logic;
       C, S : out std_logic);
end component;
component OR2
port ( A, B: in std_logic;
       Y : out std_logic);
end component;
for U0, U1: HA use entity work.HA(RTL);
for U2: OR2 use entity work.OR2(RTL);
signal S1, S2, S3 : std_logic;
begin
  --Positional Association Mapping
  U0 : HA port map (A, B, S1, S2);
  U1 : HA port map (CIN, S2, S3, SUM);
  U2 : OR2 port map (S1, S3, COUT);
  --Named Association Mapping
  --U0 : HA port map (A=>A, B=>B,
  --                  C=>S1, S=>S2);
  --U1 : HA port map (A=>CIN, B=>S1,
  --                  C=>S3, S=>SUM);
  --U2 : OR2 port map (A=>S1, B=>S3,
  --                  Y=>COUT);
end RTL;
✓ Compile
✓ HA OR2 VHDL
✓ Component Compile
✓ HA OR2 FA
✓ Component Component
✓ Component Component

```

Unconnected Port

- ✓ Unconnected Port
 - ✓ Pin Wire가 Port
- ✓ Unconnected Port

D → D Q → Q
 CLK Qbar
 RESET / CLR

- ✓ Unconnected Output Port
- ✓ Unconnected Input Port

✓ VHDL

- ✓ Unconnected Input Port
 - ✓ VCC '1'
 - ✓ GND '0'
- ✓ Unconnected Output Port
 - ✓ Reserved Identifier OPEN

- ✓ Unconnected Port
 - architecture RTL of EX1 is
 - component EX2

```

      port (CLK,PRESET,RESET,D:
            in std_logic;
            Q, QBAR : out std_logic);
      end component;
      for U1: EX2 use entity work.DSR(RTL);
      signal VCC : std_logic;
begin
  --VHDL-87
  VCC <= '1';
  U1 : EX2 port map (D => D,
                     CLK => CLK, PRESET => VCC,
                     RESET => CLR, Q => Q,
                     QBAR => open);
  --VHDL-93
  --U1 : EX2 port map (D => D,
  --                    CLK => CLK, PRESET => '1',
  --                    RESET => CLR, Q => Q,
  --                    QBAR => open);
end RTL;

```

Generic Map Command			
Generic Behavioral		Generic Map Structural	
<pre> entity AND_GATE is generic (TDELAY : time := 10 ns; N : positive := 2); port (A : in std_logic_vector(N-1 downto 0); C : out std_logic); end AND_GATE; architecture RTL of AND_GATE is begin P0: process (A) variable INT : std_logic; begin INT := '1'; for I in (A'length-1) downto 0 loop if (A(I)='0') then INT := '0'; end if; end loop; C <= INT after Tdelay; end process; end RTL; </pre>		<pre> entity EX is port (D1, D2, D3, D4, D5 : in std_logic; Q1, Q2 : out std_logic); end EX; architecture RTL of EX is component AND_COMP generic (TDELAY : time; N : positive); port (A : in std_logic_vector(N-1 downto 0); C : out std_logic); end component; for all : AND_COMP use entity work.AND_GATE(RTL); begin U1: AND_COMP generic map (n=>2, TDELAY=>8 ns) port map (A(0)=>D1, A(1)=>D2, C=>Q1); U2: AND_COMP generic map (n=>3, TDELAY=>12 ns) port map (A(0)=>D3, A(1)=>D4, A(2)=>D5, C=>Q2); end RTL; </pre>	

Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-57

For Generate		Structure View					
<ul style="list-style-type: none"> 4-Bit Ripple Carry Adder <table> <thead> <tr> <th>Component Name</th> <th>Formal Name</th> <th>Symbol</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table> <p>Component Instantiation</p>	Component Name	Formal Name	Symbol				<ul style="list-style-type: none"> Architecture Configuration Unit <pre> architecture RTL1 of FA4 is -- FA Component signal TMP : std_logic_vector(4 downto 0); begin TMP(0) <= '0'; G: for I in 0 to 3 generate L: FA port map (X(I), Y(I), TMP(I), Z(I), TMP(I+1)); end generate; COUT <= TMP(4); end RTL1; -- configuration CONF_FA4 of FA4 is for RTL for G for L: FA use entity work.FA(RTL); end for; end for; end CONF_FA4; </pre> <p>Port Map</p> <p>Configuration</p>
Component Name	Formal Name	Symbol					
<p>Univ. of Inchon System ASIC Design Lab.</p>		<p>VHDL ASIC NO.-58</p>					

If For..Generate

Structure View

Component Name	Symbol	Architecture Unit
4-Bit Ripple Carry Adder	Component	architecture RTL1 of FA4 is
Instantiation	Component	-- FA, HA Component
		--
		signal T : std_logic_vector(4 downto 1);
		begin
		G0: for I in 0 to 3 generate
		G1 : if I=0 generate
		L0 : HA port map (X(I),Y(I),Z(I),T(I+1));
		end generate;
		G2 : if I>=1 and I<=3 generate
		L1 : FA port map
		(X(I),Y(I),T(I),Z(I),T(I+1));
		end generate;
		end generate;
		COUT <= TMP(4);
		end RTL1;

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-59

Generate Configuration Declaration Unit

Configuration Unit	Component
configuration CONF_FA4 of FA4 is	component configuration
for RTL1	architecture RTL of TB_FA4 is
for G0	signal X, Y: std_logic_vector(N-1 downto 0);
for G1	signal Z: std_logic_vector(N-1 downto 0);
for L0: HA use entity work.HA(RTL);	signal COUT: std_logic;
end for;	component FA4
end for;	generic(N: integer := 4);
for G2	port (X: in std_logic_vector(N-1 downto 0);
for L1: FA use entity work.FA(RTL);	Y: in std_logic_vector(N-1 downto 0);
end for;	Z: out std_logic_vector(N-1 downto 0);
end for;	COUT: out std_logic);
end for;	end component;
end CONF_FA4;	for U0: FA4 use configuration
	work.CONF_FA4;
	begin
	U0: FA4 port map (X, Y, Z, COUT);
	X <= "0011", "1010" after 40 ns;
	Y <= "1000", "1110" after 20 ns;
	end RTL;

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-60



Data	Operator
<ul style="list-style-type: none"> ↳ Logical Operators ↳ not and or nand nor xor xnor(VHDL-93) ↳ Operand Type : std_logic, boolean ↳ Result Type : std_logic, boolean 	<ul style="list-style-type: none"> ↳ MOD REM ↳ $A = B^*N + (A \text{ mod } B) (N:)$ ↳ $A = (A/B)^*B + (A \text{ rem } B)$ ↳ A=10, B=3: A mod B = 1, A rem B = 1 ↳ A=-10, B=3: A mod B = 2, A rem B = -1 ↳ A=11, B=-4: A mod B = -1, A rem B = 3
<ul style="list-style-type: none"> ↳ Relational Operators ↳ = /= < <= > >= ↳ Operand Type : any type ↳ Result Type: boolean 	<ul style="list-style-type: none"> ↳ operator ↳ < ↳ <=
<ul style="list-style-type: none"> ↳ Arithmetic Operators ↳ + - * / ** MOD REM ABS ↳ Operand Type : integer, real, physical ↳ Result Type: integer, real, physical 	<ul style="list-style-type: none"> ↳ reset='0' or (clk='0' and clk'event) ↳ $A \Leftarrow ((B \text{ nand } C) \text{ nand } D) \text{ nand } E;$ ↳ $A \Leftarrow (B \text{ and } C) \text{ or } (D \text{ and } E)$
<ul style="list-style-type: none"> ↳ Concatenation Operators : & ↳ Operand Type : array of any type ↳ Result Type : array of any type 	

Predefined Type and Array Attributes

Predefined Signal Attributes			
<code>X2'active</code>			
<code>Simulation Cycle</code>	X2 Transaction		True
<code>X3'event</code>			
<code>Simulation Cycle</code>	X3 Event \neq		True
<code>X2'stable(5 ns)</code>			
<code>Simulation Cycle</code>	5 ns	X2 Event \neq	
<code>True</code>			
<code>X2'quiet(5 ns)</code>			
<code>Simulation Cycle</code>	5 ns	X2 Transaction	
<code>True</code>			
<code>X2'last_event</code>			
<code>Simulation Cycle</code>	가		Event
<code>X2'last_active</code>			
<code>Simulation Cycle</code>	가		Active
<code>X2'last_value</code>			
<code>Simulation Cycle</code>	가		Event

Univ. of Inchon System ASIC Design Lab.





VHDL ASIC NO.-65



Predefined Signal Attributes			
<code>Signal X1</code>			
<code>X1</code>		= 15 ns	Attribute
<code>X1'stable(8 ns)</code>	: FALSE		
<code>X1'stable(2 ns)</code>	: TRUE		
<code>X1'event</code>	: FALSE		
<code>X1'last_event</code>	: 5 ns		
<code>X1'last_value</code>	: '1'		
<code>Simulation</code>	= 20 ns		Attribute
<code>X1'event and X1='1'</code>		: TRUE	
<code>X1='1' and (not X1'stable)</code>		: TRUE	
<code>Simulation</code>	= 25 ns		Attribute
<code>X1'event and X1='0'</code>		: TRUE	
<code>X1='0' and (not X1'stable)</code>		: TRUE	
<code>X1'delayed(2 ns)</code>			
<code>Value\neq 2 ns delay</code>			

Univ. of Inchon System ASIC Design Lab.



VHDL ASIC NO.-66





Conditional Signal Assignment


Syntax

```
signal_identifier <= waveform_1 when condition_1 else
    waveform_2 when condition_2 else
    .....
    waveform_(N-1) when condition_(N-1) else
    waveform_N;
```

D Type Flip-Flop VHDL

```
architecture A2 of DFF is
begin
    Q <= '0' when CLR='0' else
        D when (CLK='0' and CLK'EVENT) else
        Q;
    -- D when (CLK='0' and CLK'EVENT); Valid in VHDL-93
    QBAR <= not Q;
end A2;
```

Symbol



Data Selector

```
Conditional Signal Assignment
MUXOUT <= I0 when (SEL='0') else
    I1; -- when (SEL='1') else 'X';
```



Selected Signal Assignment

Syntax

```
with expression select
    signal_identifier <=
        waveform1 when expression_1,
        .....
        waveform(n-1) when expression(n-1),
        waveform(n) when others ;
```

2*1 MUX

```
library IEEE;
use IEEE.std_logic_1164.ALL;
entity MUX21 is
    port (SEL, A, B : in std_logic;
          C : out std_logic);
end MUX21;
architecture RTL of MUX21 is
begin
    with SEL select
        C <= A after 10 ns when '0',
        B after 10 ns when others;
end RTL;
```

Half-Adder

```
library IEEE;
use IEEE.std_logic_1164.ALL;
entity HA is
    port (A, B : in std_logic;
          SUM, COUT : out std_logic);
end HA;
architecture RTL of HA is
    signal TMP1, TMP2 :
        std_logic_vector(1 downto 0);
begin
    TMP1 <= A & B;
    with TMP1 select
        TMP2 <= "00" when "00",
        "01" when "01",
        "01" when "10",
        "10" when others;
    (COUT, SUM) <= TMP2;
end RTL;
```



Process

<p>Syntax</p> <pre>[Label :] process [(Sensitivity_Signals)] -- declaration statements begin -- sequential activity statements end process [Label];</pre> <p>Sensitivity Signal</p> <ul style="list-style-type: none"> Wait Simulation Signal <p style="text-align: center;">1</p> <p>Process</p> <p style="text-align: center;">Sensitivity Signal List</p> <p style="text-align: center;">Event가 가 Process</p> <p style="text-align: center;">Simulation</p> <p style="text-align: center;">H/W</p>	<p>Sensitivity Signal</p> <ul style="list-style-type: none"> 1 Wait Simulation Wait Simulation Stimulus Vector <p>Sensitivity Signal</p> <ul style="list-style-type: none"> Half-Adder <pre>process (A, B) process (A) begin begin SUM <= A xor B; SUM<=A xor B; COUT <= A and B; COUT<=A and B; end process; end process;</pre> <p>Simulation ()</p> <p>Synthesis ()</p>
--	---

Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-73

Signal Variable Assignment (1)

<p>Assignment : Target Identifier Object 2가</p> <ul style="list-style-type: none"> Signal Assignment [label:] signal_identifier <= [transport] expression [after expression]; Variable Assignment [label:] variable_identifier := value_expression; <p>2가 Assignment</p> <pre>process variable num,sum:integer := 0; begin wait for 10 ns; num := num + 1; sum := sum + num; end process; -- process begin wait for 10 ns; num <= num + 1; sum <= sum + num; end process;</pre>	<p style="text-align: right;">Code -1</p> <table border="0" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3" style="text-align: center;"><u>variable process</u></th> <th colspan="3" style="text-align: center;"><u>signal process</u></th> </tr> <tr> <th style="text-align: center;"><u>time</u></th> <th style="text-align: center;"><u>num</u></th> <th style="text-align: center;"><u>sum</u></th> <th style="text-align: center;"><u>time</u></th> <th style="text-align: center;"><u>num</u></th> <th style="text-align: center;"><u>sum</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> </tr> <tr> <td style="text-align: center;">10</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> <tr> <td style="text-align: center;">10+</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">10+</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> <tr> <td style="text-align: center;">20</td> <td style="text-align: center;">2</td> <td style="text-align: center;">3</td> <td style="text-align: center;">20</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> <tr> <td style="text-align: center;">20+</td> <td style="text-align: center;">2</td> <td style="text-align: center;">3</td> <td style="text-align: center;">20+</td> <td style="text-align: center;">2</td> <td style="text-align: center;">1</td> </tr> <tr> <td style="text-align: center;">30</td> <td style="text-align: center;">3</td> <td style="text-align: center;">6</td> <td style="text-align: center;">30</td> <td style="text-align: center;">2</td> <td style="text-align: center;">1</td> </tr> <tr> <td style="text-align: center;">30+</td> <td style="text-align: center;">3</td> <td style="text-align: center;">6</td> <td style="text-align: center;">30+</td> <td style="text-align: center;">3</td> <td style="text-align: center;">3</td> </tr> </tbody> </table>	<u>variable process</u>			<u>signal process</u>			<u>time</u>	<u>num</u>	<u>sum</u>	<u>time</u>	<u>num</u>	<u>sum</u>	0	0	0	0	0	0	10	1	1	10	0	0	10+	1	1	10+	1	0	20	2	3	20	1	0	20+	2	3	20+	2	1	30	3	6	30	2	1	30+	3	6	30+	3	3
<u>variable process</u>			<u>signal process</u>																																																				
<u>time</u>	<u>num</u>	<u>sum</u>	<u>time</u>	<u>num</u>	<u>sum</u>																																																		
0	0	0	0	0	0																																																		
10	1	1	10	0	0																																																		
10+	1	1	10+	1	0																																																		
20	2	3	20	1	0																																																		
20+	2	3	20+	2	1																																																		
30	3	6	30	2	1																																																		
30+	3	6	30+	3	3																																																		


Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-74

Signal Variable Assignment

<p>Signal Assignment</p> <pre>library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity EX_1 is end EX_1; architecture RTL of EX_1 is signal A, B, C, D, X, Y: std_logic_vector(3 downto 0); begin process (A, B, C, D) begin D <= A; X <= B + D; D <= C; Y <= B + D; end process; A <= "0001", "0010" after 10 ns, "0011" after 20 ns, "0100" after 30 ns; B <= "1000"; C <= "0101", "0110" after 10 ns, "0111" after 20 ns, "1000" after 30 ns; end RTL;</pre>	<p>Variable Assignment</p> <pre>library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity EX_2 is end EX_2; architecture RTL of EX_2 is signal A, B, C, X, Y: std_logic_vector(3 downto 0); begin process (A, B, C) variable D: std_logic_vector(3 downto 0); begin D := A; X := B + D; D := C; Y := B + D; end process; A <= "0001", "0010" after 10 ns, "0011" after 20 ns, "0100" after 30 ns; B <= "1000"; C <= "0101", "0110" after 10 ns, "0111" after 20 ns, "1000" after 30 ns; end RTL;</pre>
---	---

Univ. of Incheon System ASIC Design Lab. VHDL ASIC NO.-75



Clock	Wait
<p>↳ Test Bench Modeling</p> <pre>clock CLK1 : CLK1, CLK2, CLK3, CLK4, CLK5, CLK6 process begin CLK1 <= not CLK1; wait for 25 ns; end process; -- process (CLK3) begin CLK3 <= not CLK3 after 25 ns; end process; -- process begin CLK5 <= '0'; wait for 20 ns; CLK5 <= '1'; wait for 30 ns; end process;</pre>	<p>VHDL</p> <pre>'0' process begin CLK2 <= not CLK2 after 25 ns; wait on CLK2; end process; - CLK4 <= not CLK4 after 25 ns; - process begin if (now = 0 ns) then CLK6 <= '0'; wait for 100 ns; else CLK6 <= NOT CLK6; wait for 25 ns; end if end process;</pre>
<p>↳ Quiz:</p>	<p>Simulation</p>

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-79

If
<p>↳ Syntax</p> <ul style="list-style-type: none"> ↳ if...then...end if; ↳ if... then...else...end if; ↳ if...then...elsif...elsif...else...end if; ↳ if...then....if...then.....end if....end if; ↳ Latch <p>↳ IF</p> <p>↳ -1: 2*1 MUX</p> <pre>process (A, B, SEL) begin if SEL='0' then Y <= A; else Y <= B; end if; end process;</pre> <p>↳ -2: 4*1 MUX</p> <pre>process (SEL, A, B, C, D) begin if SEL="00" then Y <= A; elsif SEL="01" then Y <= B; elsif SEL="10" then Y <= C; else Y <= D; end if; end process;</pre> <p>↳ -3: Latch</p> <pre>process (EN, D) begin if EN='1' THEN Q <= D; end if end process;</pre>

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-80

Case

Syntax
`case expression is
when condition_1 =>
 (sequential_statements);
.....
when condition_(n-1) =>
 (sequential_statements);
when others =>
 (sequential_statements);
end case;`
when condition
when Value =>
when Value | Value | Value... =>
when Value to Value =>
when others =>

Truth Table

1 - Bit
operator
Variable
expression


1-Bit Half-Adder
architecture RTL1 of EX is
--signal TMP1 :
-- std_logic_vector(1 downto 0);
begin
--TMP1 <= A & B;
--process (TMP1)
process (A, B)
variable TMP1, TMP2 :
std_logic_vector(1 downto 0);
begin
TMP1 := A & B;
case TMP1 is
when "00" => TMP2 := "00";
when "01" | "10" => TMP2 := "01";
when others => TMP2 := "10";
end case;
(COUT, SUM) <= TMP2;
end process;
end RTL;



For..Loop



Syntax
`[Label:]
for loop_parameter in discrete_range loop
--sequential statements
end loop [Label];`
Range
integer_expression to (downto)
integer_expression
array_attribute'range
array_attribute'reverse_range
loop_parameter
Signal Variable

For..Loop
Data-flow Graph
VHDL



Signal Assignment
Data-Flow
For..Loop





While..Loop

While..Loop Syntax

```
[Label:] while condition loop
  --sequential statements
end loop [Label];

```

1 ~ N

```
entity ADD_LOOP is
  port ( N : in integer;
         SUM : out integer);
end ADD_LOOP;
architecture RTL of ADD_LOOP is
begin
  process (N)
    variable TMP, I : integer;
  begin
    TMP := 0; I := 1;
    while (I <= N) loop
      TMP := TMP + I; I := I + 1;
    end loop;
    SUM <= TMP;
  end process;
end RTL;
```

Infinite Loop

```
process (N)
  variable TMP, I : integer;
begin
  TMP := 0; I := 0;
  FIRST: loop
    I := I + 1;
    TMP := TMP + 1;
    exit when (I = N);
  end loop FIRST;
end process;
```

Advanced Synthesis Tool

†

Behavioral Compiler



Next Exit

Next Syntax

```
next;
next loop_label ;
next when boolean_expression ;
next loop_label
  when boolean_expression ;
```

LBL1 :

```
process (S)
  variable TMP, J : integer := 0;
begin
  TMP := 0; J := 0;
  A_LOOP: for I in 0 to 7 loop
    J := J + 1;
    if J > S then
      next A_LOOP;
    end if;
    TMP := TMP + 1;
  end loop;
end process LBL1;
```

Exit Syntax

```
exit;
exit loop_label ;
exit when boolean_expression ;
exit loop_label
  when boolean_expression ;
```

LBL2 :

```
process (S)
  variable SUM, CNT : integer := 0;
begin
  SUM:= 0; CNT:= 0;
  FIRST: loop
    CNT:=CNT+1; SUM:=SUM+CNT;
    exit when SUM > 100;
  end loop FIRST;
  --SECOND: loop
  --  CNT:=CNT+1; SUM:=SUM+CNT;
  --  if SUM > 100 then exit;
  --end loop SECOND;
end process LBL2;
```



Block

<p>Basic Block Statement</p> <pre>library IEEE; use IEEE.std_logic_1164.all; entity BLK_FA is port (A, B, C_IN: in std_logic; C_OUT, SUM: out std_logic); end BLK_FA; architecture RTL of BLK_FA is signal S0, S1, S2 : std_logic; begin NAND_1: block begin S0 <= A xor B; S1 <= A and B; end block; NAND_2: block begin SUM <= S0 xor C_IN; S2 <= S0 and C_IN; end block; OR2: block begin C_OUT <= S1 or S2; end block; end RTL;</pre>	<p>Script File</p> <pre>read -f vhdl blk_fa.vhd group -hdl_block nand_1 group -hdl_block nand_2 group -hdl_block or2 /* create_clock clk */ max_delay 0 -to all_outputs() compile -map_effort high create_schematic write -f db write -f edif -hierarchy -o blk_fa.edf</pre>
---	---

Univ. of Incheon System ASIC Design Lab.
VHDL ASIC NO.-87

Assert

(1)

<p>Syntax</p> <ul style="list-style-type: none"> assert condition ; assert condition report "message" ; assert condition severity level ; assert condition report "message" severity level ; <p>Passive : H/W</p> <p>Concurrent, Sequential Assert</p> <p>D Flip-Flop Assert</p> <p>Setup Time Violation</p> <p>Setup Time</p>	<p>Assert</p> <pre>library IEEE; use IEEE.std_logic_1164.all; entity DFF_A_SR is generic (D_SETUP : time := 2 NS); port (SD_N, RD_N, CLK, DIN : in std_logic; Q, Q_N : out std_logic); begin assert (SD_N='1' or RD_N='1') report "PRESET and CLEAR are both '0'" ; process (CLK, DIN) variable D_CHANGE : time := 0 ns; variable D_VALUE, CLK_VALUE : std_logic; begin if (D_VALUE /= DIN) then D_CHANGE := now; D_VALUE := DIN; end if; if (CLK_VALUE /= CLK) then CLK_VALUE := CLK; if (CLK='1') then assert (now - D_CHANGE >= D_SETUP) report "SETUP VIOLATION" ; end if; end if; end process; end DFF_A_SR;</pre>
--	--

Univ. of Incheon System ASIC Design Lab.
VHDL ASIC NO.-88

Assert

(2)

↳ Assert



Package

↳ Package

↳

↳ Syntax

```
package package_name is
    --exported_subprogram_declarations
    --exported_constant_declarations
    --exported_components
    --exported_type_declarations
    --attribute_declarations
    --attribute_specifications
end [package_name];
package body package_name is
    --exported_subprogram_bodies
    --internal_subprogram_declarations
    --internal_subprogram_bodies
    --internal_constant_declarations
    --internal_components
    --internal_type_declarations
end [package_name];
```

↳ Package

```
package EX_PKG is
    subtype INT8 is INTEGER range 0 to 255;
    constant ZERO : INT8 := 0;
    constant MAX : INT8 := 100;
    procedure Increment (variable Count:
        inout INT8);
end EX_PKG;
package body EX_PKG is
    procedure Increment (variable Count:
        inout INT8) is
    begin
        if (Count >= MAX) then
            Count := Zero;
        else
            Count := Count + 1;
        end if;
    end Increment;
end EX_PKG;
```



Predefined Package

<ul style="list-style-type: none"> Predefined Packages Group Library Name : STD <ul style="list-style-type: none"> Package standard textio textio package visibility Library Name : IEEE <ul style="list-style-type: none"> Package Name std_logic_1164 std_logic_textio Visibility 	<ul style="list-style-type: none"> Package \$/synopsys/packages/IEEE/src/*.vhd <ul style="list-style-type: none"> std_logic_1164.vhd std_logic_arith.vhd std_logic_signed.vhd std_logic_unsigned.vhd std_logic_textio.vhd
---	--

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-91



Unsigned Data

<ul style="list-style-type: none"> Data Type: std_logic_vector Package: std_logic_unsigned <p>VHDL</p> <pre>library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity TB_UNSIGNED is end TB_UNSIGNED; architecture RTL of TB_UNSIGNED is signal s1, s2 : std_logic_vector(3 downto 0); signal a, b : std_logic_vector(4 downto 0); signal c, d : std_logic_vector(7 downto 0); begin process begin s1 <= "0011"; s2 <= "0101"; wait for 50 ns; s1 <= "1101"; s2 <= "0101"; wait for 50 ns; s1 <= "1101"; s2 <= "1011"; wait for 50 ns; s1 <= "0011"; s2 <= "1011"; wait for 50 ns; end process; a <= ('0&s1) + s2; b <= ('0&s1) - s2; c <= s1 * s2; d <= s1 * "1000"; end RTL;</pre>	<ul style="list-style-type: none"> Data Type: unsigned Package: std_logic_arith <p>VHDL</p> <pre>library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity TB_ARITH_UNSIGNED is end TB_ARITH_UNSIGNED; architecture RTL of TB_ARITH_UNSIGNED is signal s1, s2 : unsigned(3 downto 0); signal a, b : unsigned(4 downto 0); signal c : unsigned(7 downto 0); begin process begin s1 <= "0011"; s2 <= "0101"; wait for 50 ns; s1 <= "1101"; s2 <= "0101"; wait for 50 ns; s1 <= "1101"; s2 <= "1011"; wait for 50 ns; s1 <= "0011"; s2 <= "1011"; wait for 50 ns; end process; a <= ('0&s1) + s2; b <= ('0&s1) - s2; c <= s1 * s2; end RTL;</pre>
--	--

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-92





Function Subprogram

Function Subprogram

```

package MYPACK is
    function MAX (A, B: in std_logic_vector)
        return std_logic_vector;
    function EQUAL (A, B : in std_logic_vector)
        return boolean;
end;
package body MYPACK is
    function MAX (A, B: in std_logic_vector)
        return std_logic_vector is
    begin
        if A > B then
            return (A);
        else
            return (B);
        end if;
    end MAX;
    function EQAUL(A, B : in std_logic_vector)
        return boolean is
    begin
        return (A=B);
    end EQUAL;
end MYPACK;

```

Function Subprogram

```

library IEEE; use IEEE.std_logic_1164.all;
use work.MYPACK.all;
entity EX is
    port (D1, D2: in
          std_logic_vector(3 downto 0);
          DATA1, DATA2: in
          std_logic_vector(7 downto 0);
          Q: out std_logic_vector(3 downto 0);
          DATA_OUT: out boolean);
end EX;
architecture RTL of EX is
begin
    Q <= MAX(d1, d2);
        --Concurrent function call
    process (DATA1, DATA2)
    begin
        DATA_OUT <= EQUAL(DATA1, DATA2);
        --Sequential function call
    end process;
end RTL;

```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-97

Procedure Subprogram

Procedure Syntax

- Package


```
procedure name (formal_parameter_list) ;
```
- Procedure


```
procedure name (formal_parameter_list) is
        -- declarative statements
begin
        -- sequential statements
end name;
```
- Parameter
 - Data Mode
 - in, out, inout
 - in mode
 - Data Class
 - Mode가 in , constant, signal, variable
 - Mode가 in , constant

- Mode가 inout out , variable, signal 가 .
- Mode가 inout out , variable
- Formal Name Actual Name
 - signal : signal 가
 - variable : variable 가
 - constant :
 - signal,constant,variable 가
- Procedure Visibility
 - Package
 - Package
 - Package Body
 - Package Body
 - Architecture
 - Architecture
 - Process
 - Process

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-98

Procedure Subprogram		(1)
<pre> Procedure package MYPACK is procedure COMPUTE (A, B: in integer; MEAN, MAX: out integer); end MYPACK; package body MYPACK is procedure COMPUTE (A, B: in integer; MEAN, MAX: out integer) is begin MEAN := (A+B)/2; if A > B then MAX := A; else MAX := B; end if; end COMPUTE; end MYPACK;</pre>	<pre> Procedure use work.MYPACK.all; entity EX is port (D1, D2, D3, D4: in integer; Q1, Q2, Q3, Q4: out integer); architecture RTL1 of EX is begin COMPUTE(D1, D2, Q1, Q2); -- , Q1, Q2 not variables --Concurrent procedure call process(D3, D4) variable A, B: integer; begin COMPUTE(D3, D4, A, B); -- , A and B variables --Sequential procedure call Q3 <= A; Q4 <= B; end process; end RTL1;</pre>	

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-99

Procedure Subprogram		(2)
<pre> Procedure package MYPACK is procedure COMPUTE (A, B: in integer; signal MEAN, MAX: out integer); end MYPACK; package body MYPACK is procedure COMPUTE (A, B: in integer; signal MEAN, MAX: out integer) is begin MEAN <= (A+B)/2; if A > B then MAX <= A; else MAX <= B; end if; end COMPUTE; end MYPACK;</pre>	<pre> Procedure use work.MYPACK.all; entity EX is port (D1, D2, D3, D4: in integer; Q1, Q2, Q3, Q4: out integer); architecture RTL2 of EX is begin COMPUTE(D1, D2, Q1, Q2); -- , Q1 and Q2 signals --Concurrent procedure call process(D3, D4) begin COMPUTE(D3, D4, Q3, Q4); -- , Q3 and Q4 signals --Sequential procedure call end process; end RTL2;</pre>	

Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-100

Procedure Subprogram

(3)

```

library IEEE; use IEEE.std_logic_1164.ALL;
package EXAMPLE is
  procedure RCA (A, B : in std_logic_vector;
    CIN : in std_logic; SUM : out std_logic_vector;
    COUT : out std_logic);
end EXAMPLE;
package body EXAMPLE is
  function XOR3 (A, B, C : in std_logic) return
    std_logic is
  begin
    return (A xor B xor C);
  end XOR3;
  procedure RCA (A, B : in std_logic_vector;
    CIN : in std_logic; SUM : out std_logic_vector;
    COUT : out std_logic) is variable C:
    std_logic_vector(A'high-A'l�w+1) downto 0);
  begin
    C(0) := CIN;
    for I in 0 to (A'high-A'l�w) loop
      SUM(I+SUMlow) :=
        XOR3(A(I+A'l�w), B(I+B'l�w), C(I));
      C(I+1) := (A(I+A'l�w) and (I+B'l�w))
        or (C(I) and (A(I+A'l�w) or B(I+B'l�w)));
    end loop;
    COUT := C(C'high);
  end RCA;
end EXAMPLE;

```

```

library IEEE; use IEEE.std_logic_1164.ALL;
use work.EXAMPLE.all;
entity ADDER_TEST is
  port ( A, B: in
    std_logic_vector(15 downto 0);
    CIN : in std_logic;
    SUM : out
    std_logic_vector(15 downto 0);
    COUT : out std_logic);
end ADDER_TEST;
architecture RTL of ADDER_TEST is
begin
  process (A,B,CIN)
    variable TMP_SUM:
      std_logic_vector(SUM'range);
    variable TMP_COUT : std_logic;
  begin
    RCA(A, B, CIN, TMP_SUM, TMP_COUT);
    SUM <= TMP_SUM;
    COUT <= TMP_COUT;
  end process;
end RTL;

```

Operator Overload

<ul style="list-style-type: none"> ↳ 가 type ↳ overload ↳ function ↳ Function ↳ “ ” ↳ “ ” ↳ “ ” ↳ Synopsys Vendor 가 Package function “+” (L: std_logic_vector, R: std_logic_vector) return std_logic_vector; function “+” (L: std_logic_vector, R: integer) return std_logic_vector; 	<ul style="list-style-type: none"> ↳ VHDL Compiler ↳ Compile Operator Compiler ↳ Operand Data Type Function ↳ Type Function Function Algorithm Function Analysis Error Message Function Algorithm Function C <= A + B A, B가 std_logic_vector A std_logic_vector , B integer Function Name
---	---

Subprogram Overload

```
✓ Subprogram , Formal Parameter
  Return Value Data Type
✓ Subprogram
✓
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
package EXAMPLE is
  function CONV_2COMP
    (A : std_logic_vector; K : integer)
    return std_logic_vector;
  function CONV_2COMP
    (A : integer; K : integer)
    return std_logic_vector;
end EXAMPLE;
package body EXAMPLE is
  function CONV_2COMP
    (A : std_logic_vector; K : integer)
    return std_logic_vector is
  begin
    return (not (A(K-1) downto 0)+1);
  end;
  -- 
  function CONV_2COMP
    (A : integer; K : integer)
    return std_logic_vector is
  begin
    return (not
      conv_std_logic_vector(A,K)+1);
  end;
end EXAMPLE;
✓ VHDL Compiler
✓ B <= CONV_2COMP(A, 8);
✓ A@ std_logic_vector
✓ A@ integer
```



Univ. of Inchon System ASIC Design Lab.



VHDL ASIC NO.-103



Chap 3. Digital System VHDL Modeling



4-Bit Up-Counter

VHDL Modeling

Counter				Table
RST	CLK	ENB	LOADB	DOUT
0	X	X	X	"0000"
1	✓	1	0	DIN
1	✓	1	1	DOUT+1

Block Diagram

VHDL

```

library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.all;
entity COUNTER is
port ( RST,CLK,LOADB,ENB: in std_logic;
       DIN : in std_logic_vector(3 downto 0);
       DOUT : out std_logic_vector(3 downto 0));
end COUNTER;
  
```

```

architecture RTL of COUNTER is
signal T1,T2: std_logic_vector(3 downto 0);
begin
A: process (RST, CLK) begin
  if RST = '0' then
    T1 <= (others => '0');
  elsif CLK'event and CLK = '1' then
    if ENB = '1' then
      T1 <= T2;
    end if;
  end if;
end process;
--
B: process (LOADB, DIN, T1) begin
  if LOADB='0' then
    T2 <= DIN;
  else
    T2 <= T1 + 1;
  end if;
end process;
--
DOUT <= T1;
end RTL;
  
```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-107

Gate-Level

Boolean Equation

Shift Data

Arithmetic Logic

3-state Buffer

가

Gate **Logic Operator**

Wire **Signal**

Signal Assign

```

library IEEE; use IEEE.std_logic_1164.ALL;
entity ADDER is
port (A, B, CIN : in std_logic;
      SUM, COUT : out std_logic);
end ADDER;
  
```

```

architecture RTL1 of ADDER is
-- Wire Signal
signal S0, S1, S2 : std_logic;
begin
-- Gate Logical Operator
S0 <= A xor B;
S1 <= A and B;
SUM <= S0 xor CIN;
S2 <= S0 and CIN;
COUT <= S1 or S2;
end RTL1;
  
```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-108

Boolean Equation		VHDL	
가	Equation	Multi-Bit	Entity Unit
$\sum ? \bar{abc}_{in} ? \bar{abc}_{in} ? \bar{abc}_{in} ? abc_{in}$		entity MULTIBIT is	
$cout ? \bar{abc}_{in} ? \bar{abc}_{in} ? \bar{abc}_{in} ? abc_{in}$		port (A,B,C : IN std_logic_vector(3 DOWNTO 0); Z: OUT std_logic_vector(3 DOWNTO 0));	
		end MULTIBIT;	
	Boolean Equation Data Flow	2가 Architecture Unit	
		architecture RTL2 of MULTIBIT is	
Signal Assign		begin	
architecture RTL2 of ADDER is		--Multi-Bit	
begin		Z <= A or (B nand C);	
SUM <= (not A and not B and Cin) or (not A and B and not Cin) or (A and B and not Cin) or (A and B and Cin);		end RTL2; --	
COUT <= (not A and B and Cin) or (A and not B and Cin) or (A and B and not Cin) or (A and B and C);		architecture RTL1 of MULTBIT is	
end RTL2;		begin	
		-- Bit Equation	
		Z(3) <= A(3) nor (B(3) nand C(3));	
		Z(2) <= A(2) nor (B(2) nand C(2));	
		Z(1) <= A(1) nor (B(1) nand C(1));	
		Z(0) <= A(0) nor (B(0) nand C(0));	
		end RTL1;	
Univ. of Inchon System ASIC Design Lab.		VHDL ASIC NO.-109	

Truth Table		VHDL	
1-Bit	가	Architecture Unit	
a b cin	sum cout	architecture RTL2 of ADDER is	
0 0 0	0 0	begin	
0 0 1	1 0	process (A, B, CIN)	
0 1 0	1 0	variable TMP :	
0 1 1	0 1	std_logic_vector(2 downto 0);	
1 0 0	1 0	begin	
1 0 1	0 1	-- variable	
1 1 0	0 1	TMP := A & B & CIN;	
1 1 1	1 1	case TMP is	
		when "000" =>	
		SUM <='0'; COUT <='0';	
		when "001" "010" "100" =>	
		SUM <='1'; COUT <='0';	
		when "011" "101" "110" =>	
		SUM <='0'; COUT <='1';	
		when others =>	
		SUM <='1'; COUT <='1';	
		end case;	
		end process;	
		end RTL2;	
Univ. of Inchon System ASIC Design Lab.		VHDL ASIC NO.-110	

VHDL

4*2 Priority Encoder

				enc_out
a	b	c	d	
-	-	-	0	00
-	-	0	1	01
-	0	1	1	10
0	1	1	1	11

Process IF

architecture RTL2 of PRIO_ENC is
begin
process (A,B,C,D)
begin
if D='0' then
ENC_OUT <= "00";
elsif C='0' then
ENC_OUT <= "01";
elsif B='0' then
ENC_OUT <= "10";
else
ENC_OUT <= "11";
end if;
end process;
end RTL2;

Conditional Signal Assign

architecture RTL1 of PRIO_ENC is
begin
ENC_OUT <= "00" when D = '0' else
"01" when C = '0' else
"10" when B = '0' else
"11";
end RTL1;

Univ. of Incheon System ASIC Design Lab.

 VHDL ASIC NO.-111

(1)

Enable 4*1 MUX

ENABLE	SEL	Y
0	00	I0
0	01	I1
0	10	I2
0	11	I3
1	--	"0000"

Process Case

process(SEL,ENABLE,I0,I1,I2,I3) begin
if ENABLE='0' then
case SEL is
when "00" => Y <= I0;
when "01" => Y <= I1;
when "10" => Y <= I2;
when others => Y <= I3;
end case;
else
Y <= "0000";
end if;
end process;

Selected Signal Assign

architecture RTL2 of MUX41 is
signal TMP : std_logic_vector(1 downto 0);
begin
with SEL select
TMP <= I0 when "00",
I1 when "01",
I2 when "10",
I3 when others;
with ENABLE select
Y <= TMP when '0',
"0000" when others;
end RTL2;

MUX

MUX Component, Structural Modeling

process
case
,

Univ. of Incheon System ASIC Design Lab.

 VHDL ASIC NO.-112

(2)

Enable

2*4 DEC

Enable G	DATA	Y
0	00	"1110"
0	01	"1101"
0	10	"1011"
0	11	"0111"
1	--	"1111"

Process

process(G,DATA) begin

if G='0' then

case DATA is

when "00" => Y <= "1110";
when "01" => Y <= "1101";
when "10" => Y <= "1011";
when others => Y <= "0111";

end case;

else

Y <= "1111";

end if;

end process;

Selected Signal Assign

architecture RTL2 of EDECODER is
signal TMP : std_logic_vector(2 downto 0);
begin

TMP <= G & DATA;


with TMP select

Y <= "1110" when "000",
"1101" when "001",
"1011" when "010",
"0111" when "011",
"1111" when others;

end RTL2;

BCD-to-7 Segment Decoder

Don't Care
VHDL




Shift

Data

VHDL

Shift

Data



DATA1

DATA2

DATA3

"000"

DATA4

DATA5

DATA6

"000"

Basic Signal Assign

& Operator

: Shift Rotate

-- DATA4(7 downto 3) <= DATA1(4 downto 0);

-- DATA4(2 downto 0) <= DATA1(7 downto 5);

DATA4 <= DATA1(4 downto 0) & DATA1(7 downto 5);

-- DATA5(7 downto 5) <= "000";

-- DATA5(4 downto 0) <= DATA2(7 downto 3);

DATA5 <= "000" & DATA2(7 downto 3);

-- DATA6(7) <= DATA3(7);

-- DATA6(6 downto 3) <= DATA3(3 downto 0);

-- DATA6(2 downto 0) <= "000";

DATA6 <= DATA3(7) & DATA3(3 downto 0)& "000";

Arithmetic		VHDL																	
<p>8가</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; width: fit-content;"> <tr><td></td><td></td></tr> <tr><td>000</td><td>op1 + op2</td></tr> <tr><td>001</td><td>op1 - 1</td></tr> <tr><td>010</td><td>op1 - op2</td></tr> <tr><td>011</td><td>op1 + 1</td></tr> <tr><td>100</td><td>op1 and op2</td></tr> <tr><td>101</td><td>op1 or op2</td></tr> <tr><td>110</td><td>not op1</td></tr> <tr><td>111</td><td>op1</td></tr> </table> <p>Entity Unit</p> <pre>library IEEE; use IEEE.std_logic_1164.ALL; use IEEE.std_logic_unsigned.all; entity SIM_ALU is port (OP1,OP2:in std_logic_vector(7 downto 0); CIN : in std_logic; SEL : in std_logic_vector(2 downto 0); ALU_OUT : out std_logic_vector(7 downto 0); ZERO_FLAG : out std_logic); end SIM_ALU;</pre>			000	op1 + op2	001	op1 - 1	010	op1 - op2	011	op1 + 1	100	op1 and op2	101	op1 or op2	110	not op1	111	op1	<p>Case</p> <pre>architecture RTL of SIM_ALU is begin process (OP1, OP2, CIN, SEL) variable TMP:std_logic_vector(7 downto 0); begin case SEL is when '000'=>TMP:= OP1+OP2+CIN; when '001'=>TMP:= OP1-1; when '010'=>TMP:= OP1-OP2+CIN; when '011'=>TMP:= OP1+1; when "100"=>TMP:= OP1 and OP2; when "101"=>TMP:= OP1 or OP2; when "110" =>TMP:= not OP1; when others =>TMP:= OP1; end case; ALU_OUT <= TMP; if TMP=0 then ZERO_FLAG <= '1'; else ZERO_FLAG <= '0'; end if; end process; end RTL;</pre>
000	op1 + op2																		
001	op1 - 1																		
010	op1 - op2																		
011	op1 + 1																		
100	op1 and op2																		
101	op1 or op2																		
110	not op1																		
111	op1																		
<i>Univ. of Incheon System ASIC Design Lab.</i>		<i>VHDL ASIC NO.-115</i>																	

3-State Buffer		VHDL
<p>Resolved Signal</p> <p>Data Source 2</p> <p>Resolved Signal</p> <p>3-State Buffer</p> <p>MUX</p> <p>Selected Signal Assign</p> <pre>architecture RTL1 of TRISTATE is begin TBUS<= D1 when (Y1='1') else 'Z'; TBUS<= D2 when (Y1='0' and Y2='1') else 'Z'; end RTL1;</pre>	<p>Process IF</p> <p>3-Buffer가 OFF 'Z'</p> <pre>architecture RTL2 of TRISTATE is begin process (Y1, D1) begin if (Y1='1') then TBUS<=D1; else TBUS<='Z'; end if; end process; process (Y1, Y2, D2) begin if (Y1='0' and Y2='1') then TBUS<=D2; else TBUS<='Z'; end if; end process; end RTL2;</pre> <p>Resolved Function</p> <p>'0' '1'</p>	
<i>Univ. of Incheon System ASIC Design Lab.</i>		<i>VHDL ASIC NO.-116</i>

VHDL : ROM

ROM

- ✓ address bus : N-bit
- ✓ data bus : M-bit

```

library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.ALL;
entity ROM is
    generic (N: integer := 3; M: integer := 5);
    port (
        ADDRESS: in std_logic_vector(N-1 downto 0);
        CE_N, OE_N : in std_logic;
        DATA : out std_logic_vector(M-1 downto 0));
end ROM;

```

Architecture Unit

- ✓ 2
- ✓ ROM
- ✓ ROM address Integer

architecture RTL of ROM is

```

subtype WORD is
    std_logic_vector(M-1 downto 0);
type TABLE is array(0 to 2**N-1) of WORD;
-- type TABLE is array(0 to 2**N-1) of
-- std_logic_vector(M-1 downto 0);
constant ROM_DATA : TABLE :=
TABLE("10101", "10000", "11111", "11011",
      "10001", "01100", "00101", "10011");
begin
    process (CE_N,OE_N,ADDR) begin
        if CE_N='0' and OE_N='0' then
            DATA <=
                ROM_DATA(conv_integer(ADDR));
        else
            DATA <= (others=>'Z');
        end if;
    end process;
end RTL;

```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-117

VHDL : RAM

RAM

- ✓ address bus : 8-bit
- ✓ data bus : 8-bit

```

library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.ALL;
entity RAM is
    port (
        ADDR : in std_logic_vector(7 downto 0);
        CE_N, RD_N, WR_N : in std_logic;
        DATA : inout std_logic_vector(7 downto 0));
end RAM;

```

Architecture Unit

- ✓ 2
- ✓ RAM address Integer
- ✓ Read Data Bus Bit : Resolved Signal

architecture RTL of RAM is


```



subtype RAM_WORD is
    std_logic_vector(7 downto 0);
type RAM_TABLE is array(0 to 255) of
    RAM_WORD;
signal RAM_DATA : RAM_TABLE;
begin
    process (CE_N,RD_N,WR_N,ADDR,DATA)
        variable TMP : integer;
    begin
        DATA <= "ZZZZZZZZ";
        TMP := conv_integer(ADDR);
        if CE_N='0' and RD_N='0' then
            DATA <= RAM_DATA(TMP);
        elsif CE_N='0' and WR_N='0' then
            RAM_DATA(TMP) <= DATA;
        end if;
    end process;
end RTL;

```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-118

Latch	VHDL						
<p>☞ D-Latch</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 50px; height: 20px;"></td> <td style="width: 50px; height: 20px; text-align: center;">G</td> <td style="width: 50px; height: 20px; text-align: center;">Q(t+1)</td> </tr> <tr> <td style="width: 50px; height: 20px; text-align: center;">o</td> <td style="width: 50px; height: 20px; text-align: center;">Q(t)</td> <td style="width: 50px; height: 20px; text-align: center;">D</td> </tr> </table>  <p>☞ Process IF</p> <pre>architecture RTL1 of DLATCH1 is begin process (G, D) begin if G='1' then Q <= D; QBAR <= not D; end if; end process; end RTL1;</pre>		G	Q(t+1)	o	Q(t)	D	<p>☞ Signal Assign</p> <pre>architecture RTL2 of DLATCH1 is signal TMP : std_logic; begin TMP <= D when G='1' else TMP; Q <= TMP; QBAR <= not TMP; end RTL2;</pre> <p>☞ Latch</p> <pre>architecture RTL of EX is signal A, B, C, D, E: std_logic_vector(1 downto 0); begin process (C, D, E, EN) begin if EN='1' then A <= C; B <= D; else A <= E; end if; end process; end RTL;</pre>
	G	Q(t+1)					
o	Q(t)	D					
<small>Univ. of Inchon System ASIC Design Lab.</small>	<small>VHDL ASIC NO.-119</small>						

Flip-Flop	VHDL
<p>☞ Synchronous D Flip-Flop</p>  <p>☞ VHDL</p> <pre>A1: process (CLK) begin if (CLK='1' and CLK'event) then Q <= D; end if; end process; A2: process begin wait until CLK='1'; Q <= D; end process;</pre>	<p>☞ Asynchronous D Flip-Flop</p>  <p>☞ VHDL (Synopsys Model)</p> <pre>A1: process (RESET, CLK) begin if RESET='1' then DATA <= '0'; elsif (CLK='1' and CLK'event) then DATA <= IN_DATA; end if; end process;</pre>
<small>Univ. of Inchon System ASIC Design Lab.</small>	<small>VHDL ASIC NO.-120</small>

Flip-Flop	VHDL	(1)
<pre> ✓ -1 architecture RTL1 of EX is begin process (CLK) begin if (CLK='1' AND CLK'EVENT) then if Q(3)='1' then Q <= A + B; end if; end if; end process; end RTL1; ✓ </pre>	<pre> ✓ -2 architecture RTL2 of EX is begin process (CLK) variable INT: std_logic_vector(3 downto 0); begin if (CLK='1' AND CLK'EVENT) then if INT(3)='1' then INT := A + B; Q <= INT; end if; end if; end process; end RTL2; ✓ </pre>	

Univ. of Inchon System ASIC Design Lab.



VHDL ASIC NO.-121

Flip-Flop	VHDL	(2)
<pre> ✓ -3 architecture RTL3 of EX is begin process (RESET_N, CLK) begin if (RESET_N='0') then Q1 <= '0'; Q2 <= '0'; elsif (CLK='1' AND CLK'EVENT) then Q1 <= A and B; Q2 <= C; end if; end process; end RTL3; ✓ </pre>	<pre> ✓ -4 architecture RTL4 of EX is begin process (CLK) begin if (CLK='1' AND CLK'EVENT) then Q1 <= D; I2 <= Q1 and A; end if; end process; Q2 <= I2 and B; end RTL4; ✓ </pre>	

Univ. of Inchon System ASIC Design Lab.



VHDL ASIC NO.-122

Variable	Signal Assignment	Flip-Flop
<ul style="list-style-type: none"> Signal Shift-Register <pre>--4 Flip-Flop library IEEE; use IEEE.std_logic_1164.all; entity SHREG4 is port (D_IN, CLK : in std_logic; D_OUT: out std_logic); end SHREG4; architecture RTL of SHREG4 is signal S0, S1, S2: std_logic; begin process (CLK) begin if (CLK='1' and CLK'event) then S0 <= D_IN; S1 <= S0; S2 <= S1; D_OUT <= S2; end if; end process; end RTL;</pre>	<ul style="list-style-type: none"> Signal Shift-Register <pre>--1 Flip-Flop process (CLK) variable S0, S1, S2: std_logic; begin if (CLK='1' and CLK'event) then S0 := D_IN; S1 := S0; S2 := S1; D_OUT <= S2; end if; end process;</pre>	<ul style="list-style-type: none"> Signal Shift-Register <pre>--4 Flip-Flop process (CLK) variable S0, S1, S2: std_logic; begin if (CLK='1' and CLK'event) then D_OUT <= S2; S2 := S1; S1 := S0; S0 := D_IN; end if; end process;</pre>

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-123

Register	VHDL																														
<ul style="list-style-type: none"> Multi-Bits <ul style="list-style-type: none"> Register Shift-Register FIFO Cycle Buffer 8-Bit Register <table border="1" style="margin-top: 10px;"> <thead> <tr> <th>RESET</th> <th>ID</th> <th>ENABLE</th> <th>CLK</th> <th>REG</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>-</td> <td>-</td> <td>-</td> <td>"00000000"</td> </tr> <tr> <td>1</td> <td>1</td> <td>-</td> <td>-</td> <td>LDDATA</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>-</td> <td>REG</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>?(x)</td> <td>REG</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>?(o)</td> <td>REGIN</td> </tr> </tbody> </table>	RESET	ID	ENABLE	CLK	REG	0	-	-	-	"00000000"	1	1	-	-	LDDATA	1	0	0	-	REG	1	0	1	?(x)	REG	1	0	1	?(o)	REGIN	<pre>library IEEE; use IEEE.std_logic_1164.ALL; entity REGISTER1 is port (RESET, LD, ENABLE, CLK : in std_logic; REGIN : in std_logic_vector(7 downto 0); REG : out std_logic_vector(7 downto 0)); end REGISTER1; architecture RTL2 of REGISTER1 is begin process (RESET, LD, CLK) begin if RESET='0' then REG <= (others =>'0'); elsif LD='1' then REG <= LDDATA; elsif ENABLE='1' then if (CLK='0' and CLK'event) then REG <= REGIN; end if; end process; end RTL2;</pre>
RESET	ID	ENABLE	CLK	REG																											
0	-	-	-	"00000000"																											
1	1	-	-	LDDATA																											
1	0	0	-	REG																											
1	0	1	?(x)	REG																											
1	0	1	?(o)	REGIN																											

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-124

Counter	VHDL
<p>Out Mode</p> <pre>library IEEE; use IEEE.std_logic_1164.ALL; use IEEE.std_logic_unsigned.all; entity CNT8 is port (RESET,CLK: in std_logic; CNT: out std_logic_vector(2 downto 0)); end CNT8; architecture RTL1 of CNT8 is signal TMP1,TMP2: std_logic_vector(2 downto 0); begin CNT <= TMP2; TMP1 <= TMP2 + '1'; process (RESET, CLK) begin if (RESET='0') then TMP2 <= "000"; elsif (CLK='1' and CLK'event) then TMP2 <= TMP1; end if; end process; end RTL1;</pre>	<p>Buffer Mode</p> <pre>library IEEE; use IEEE.std_logic_1164.ALL; use IEEE.std_logic_unsigned.all; entity CNT8 is port (RESET,CLK: in std_logic; CNT: buffer std_logic_vector(2 downto 0)); end CNT8; architecture RTL2 of CNT8 is begin process (RESET, CLK) begin if (RESET='0') then CNT <= "000"; elsif (CLK='1' and CLK'event) then CNT <= CNT + '1'; end if; end process; end RTL2;</pre>


Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-125

Counter	VHDL
<p>8 Ripple Counter</p> <p>Generate</p> <pre>architecture RTL2 of RPLCNT8 is -- Clock Wire signal CNTB: std_logic_vector(3 downto 0); -- D Flip-Flop Component component DFFR port (RESET, CLK, D : in std_logic; Q, QBAR : out std_logic); end component; -- Component Specification for U: use entity DFFR work.DFFR(RTL1); begin CNTB(0) <= CLK; GEN1: for I in 0 to 2 generate U: DFFR port map (CLK => CNTB(I), RESET => RESET, D => CNTB(I+1), Q => CNT(I), QBAR => CNTB(I+1)); end generate GEN1; end RTL2;</pre>	<p>Generate</p> <pre>architecture RTL2 of RPLCNT8 is -- Clock Wire signal CNTB: std_logic_vector(3 downto 0); -- D Flip-Flop Component component DFFR port (RESET, CLK, D : in std_logic; Q, QBAR : out std_logic); end component; -- Component Specification for U: use entity DFFR work.DFFR(RTL1); begin CNTB(0) <= CLK; GEN1: for I in 0 to 2 generate U: DFFR port map (CLK => CNTB(I), RESET => RESET, D => CNTB(I+1), Q => CNT(I), QBAR => CNTB(I+1)); end generate GEN1; end RTL2;</pre>

Univ. of Inchon System ASIC Design Lab.

VHDL ASIC NO.-126



Finite State Machine

(2)

```
SYNC: process (RESET, CLK) begin
  if RESET='0' then
    C_STATE <= S0;
  elsif CLK='0' and CLK'event then
    C_STATE <= N_STATE;
  end if;
end process;
COMB : process (C_STATE, X) begin
  case C_STATE is
    when S0 =>
      Z <= '0';
      if X='0' then
        N_STATE <= S0;
      else
        N_STATE <= S1;
      end if;
    when S1 =>
      if X='0' then
        N_STATE <= S0; Z <= '0';
      else
        N_STATE <= S2; Z <= '1';
      end if;
  end case;
end process;
```

```
when others =>
  if X='0' then
    N_STATE <= S0; Z <= '0';
  else
    N_STATE <= S1; Z <= '1';
  end if;
end case;
end process;
end RTL1;
```

State Code Assignment

- Tool
- Tool

Synthesis

- Code Assign
- Symbolic Name
- Binary Code Assign
- State Name
- Binary Code Encoding

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-128

Finite State Machine

(3)

```
↳ State Code가
    ↳ State Code Assignment      -1
library IEEE; use IEEE.std_logic_1164.ALL;
entity MEALYFSM is
    port (RESET, CLK, X : in std_logic;
          Z : out std_logic);
end MEALYFSM;
architecture RTL2 of MEALYFSM is
    constant S0: std_logic_vector(1 downto 0)
        := "00";
    constant S1: std_logic_vector(1 downto 0)
        := "01";
    constant S2: std_logic_vector(1 downto 0)
        := "11";
    signal C_STATE, N_STATE :
        std_logic_vector(1 downto 0);
begin
    -- VHDL Code
end RTL2;
```

```
↳ State Code Assignment      -2
library IEEE; use IEEE.std_logic_1164.ALL;
entity MEALYFSM is
    port (RESET, CLK, X : in std_logic;
          Z : out std_logic);
end MEALYFSM;
architecture RTL3 of MEALYFSM is
    --Symbolic State Name      Type
    type STATE is (S0, S1, S2);
    attribute ENUM_ENCODING: string;
    attribute ENUM_ENCODING of STATE:
        type is "00 01 11";
    -- State Signal
    signal C_STATE, N_STATE : STATE;
begin
    --      VHDL Code
end RTL3;
```



Univ. of Incheon System ASIC Design Lab.



VHDL ASIC NO.-129





Chap. 4 VHDL Test Bench Model



Test Vector	37	VHDL
<ul style="list-style-type: none"> Case1 : <pre>signal clock, reset : std_logic := '0'; begin clock <= not clock after 20 ns; reset <= '1' after 120 ns;</pre> <p>reset clock time 0 40ns 120ns 20ns</p>	Clock	
<ul style="list-style-type: none"> case2 : Random <pre>x <= "00", "01" after 50 ns, "10" after 100 ns, "11" after 200 ns, "10" after 220 ns;</pre> <p>(1) () x 0 50ns 100ns 200ns 220ns time</p>		
<ul style="list-style-type: none"> case3 : Random <pre>process begin a <= '0'; b <= '1'; wait for 50 ns; a <= '1'; wait for 70 ns; b <= '0'; wait for 100 ns; a <= '0'; wait for 50 ns; end process;</pre> <p>a b 0 50ns 120ns 220ns 270ns time</p>		
<i>Univ. of Incheon System ASIC Design Lab.</i>		VHDL ASIC NO.-133

Test Vector	Modeling
<pre>--9-value visibility library IEEE; use IEEE.std_logic_1164.ALL; --entity unit entity TB is port(CLOCK1 : buffer std_logic := '0'; CLOCK2, RESET1, RESET2 : out std_logic ; ENABLE : out std_logic; A_DATA, B_DATA : out std_logic_vector(7 downto 0)); end TB; --architecture unit architecture TB_A of TB is begin CLOCK1 <= not CLOCK1 after 20 ns; RESET1 <= '0', '1' after 100 ns; process begin if now = 0 ns then CLOCK2 <= '0'; wait for 250 ns; else CLOCK2 <= '1'; wait for 20 ns; CLOCK2 <= '0'; wait for 20 ns; end if; end process;</pre>	<pre>process begin A_DATA <= "00101101"; B_DATA <= "10110110"; wait for 120 ns; A_DATA <= "11011011"; wait for 30 ns; B_DATA <= "00001010"; wait for 90 ns; A_DATA <= "00011011"; wait for 150 ns; end process; process begin if now = 0 ns then RESET2 <= '0'; ENABLE <= '0'; wait for 50 ns; else RESET2 <= '1'; ENABLE <= '1'; wait for 300 ns; ENABLE <= '0' after 200 ns, '1' after 400 ns; wait for 800 ns; RESET2 <= '0', '1' after 150 ns; ENABLE <= '0' after 50 ns; wait for 200 ns; end if; end process; end TB_A;</pre>



- 1 : Booth Multiplier

VHDL

```
library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.numeric_std.ALL;
--
entity BOOTH is
generic (N : integer := 8);
port (RESET, CLOCK, LOAD : in std_logic;
      MULTIPLICAND, MULTIPLIER : in
      std_logic_vector(N-1 downto 0);
      PRODUCT : out
      std_logic_vector(2*N-1 downto 0));
end BOOTH;
--
architecture RTL of BOOTH is
signal Q1 : std_logic;
signal AC, BR : std_logic_vector(N-1 downto 0);
signal QR : std_logic_vector(N-1 downto 0);
signal SC : integer;
begin
process (RESET, CLOCK)
variable TMP_AC : std_logic_vector(N-1 downto 0);
begin
if RESET='0' then
  BR <= (OTHERS => '0');
  QR <= (OTHERS => '0');
  AC <= (OTHERS => '0');
  Q1 <= '0';
  SC <= N;
  PRODUCT <= (OTHERS => '0');
else
  if (LOAD='1' AND CLOCK'event) then
    if LOAD='1' then
      BR <= MULTIPLICAND;
      QR <= MULTIPLIER;
      AC <= (OTHERS => '0');
      Q1 <= '0';
      SC <= N;
      PRODUCT <= (OTHERS => '0');
    else
      if (SC=0) then
        PRODUCT <= AC & QR;
      else
        if QR(0)='0' and Q1='1' then
          TMP_AC := AC + BR;
        elsif QR(0)='1' and Q1='0' then
          TMP_AC := AC + not BR + '1';
        else
          TMP_AC := AC;
        end if;
        end if;
        Q1 <= QR(0);
        QR <= TMP_AC(0) & QR(N-1 downto 1);
        AC <= TMP_AC(N-1) & TMP_AC(N-1 downto 1);
        SC <= SC - 1;
      end if;
    end if;
  end process;
end RTL;
```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-137

1 .

Test Bench

 **Vector**

```
library IEEE; use IEEE.std_logic_1164.ALL;
library IEEE.numeric_std.ALL;
entity VEC_GEN is
port (CLOCK, RESET, LOAD : out std_logic;
      A_PORT, B_PORT : out std_logic_vector(7downto 0));
end VEC_GEN;
architecture VEC_GEN_A of VEC_GEN is
signal CLOCK_S : std_logic := '0';
begin
begin
  RESET <= '1' after 50 ns;
  CLOCK_S <= not CLOCK_S after 2 ns;
  CLOCK <= CLOCK_S;
  LOAD <= '0', '1' after 20 ns, '0' after 70 ns,
  '1' after 210 ns, '0' after 250 ns,
  '1' after 390 ns, '0' after 430 ns,
  '1' after 570 ns, '0' after 610 ns;
  A_PORT_DRV : process begin
    A_PORT <= "00000101"; wait for 200 NS;
    A_PORT <= "11111011"; wait for 400 NS;
  end process;
  B_PORT_DRV : process begin
    B_PORT <= "00000011"; wait for 400 NS;
    B_PORT <= "11111101"; wait for 400 NS;
  end process;
end VEC_GEN_A;
```



Test Bench

 **Test Bench**

```
library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.numeric_std.ALL;
entity TB_BOOTH1 is end TB_BOOTH1;
architecture TB_BOOTH1_A of TB_BOOTH1 is
component BOOTH
generic (n : integer := 8);
port (RESET, CLOCK, LOAD : in std_logic;
      MULTIPLICAND, MULTIPLIER : in
      std_logic_vector(n-1 downto 0);
      PRODUCT : out
      std_logic_vector(2*n-1 downto 0));
end component;
-- Vector Generation Block
signal A_PORT, B_PORT: std_logic_vector(7downto 0);
signal MUL_OUT : std_logic_vector(15downto 0);
signal RESET, CLOCK, LOAD : std_logic;
for u0 : BOOTH use entity work.BOOTHRRTL;
for u1 : VEC_GEN use entity
  work.VEC_GEN(VEC_GEN_A);
begin
  u0 : BOOTH port map(RESET, CLOCK, LOAD,
      A_PORT, B_PORT, MUL_OUT);
  u1 : VEC_GEN port map (CLOCK, RESET, LOAD,
      A_PORT, B_PORT);
end TB_BOOTH1_A;
```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-138



-1 : File

Test Bench

Test Bench

```

library IEEE; use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_signed.ALL;
use IEEE.std_logic_textio.ALL; use std.textio.ALL;
entity TB_BOOTH3 is end TB_BOOTH3;
architecture TB_BOOTH3_A of TB_BOOTH3 is
    component BOOTH
        generic (n : integer := 8);
        port ( RESET, CLOCK, LOAD : in std_logic;
               MULTIPLICAND, MULTIPLIER : in
               std_logic_vector(n-1 downto 0);
               PRODUCT: out std_logic_vector(2*n-1 downto
               0));
    end component;
    signal A_PORT, B_PORT: std_logic_vector(7 downto
               0);
    signal MUL_OUT: std_logic_vector(15 downto 0);
    signal RESET, CLOCK, LOAD: std_logic :='0';
    for u0 : BOOTH use entity work.BOOTH(RTL);
begin
    begin
        RESET <= '1' after 50 ns;
        CLOCK <= not CLOCK after 2 ns;
        u0 : BOOTH port map(RESET, CLOCK, LOAD,
               A_PORT, B_PORT, MUL_OUT);
    end
    process
        file VECTOR_FILE : text is in "vectors";
        variable LOAD_V : std_logic;
        variable A_PORT_V, B_PORT_V :
               std_logic_vector(7 downto 0);
        variable DELAY : time;
        variable L : line;
        variable GOOD_NUMBER : boolean;
    begin
        while not endfile(VECTOR_FILE) loop
            readline ( VECTOR_FILE, L );
            read (L, DELAY, GOOD => GOOD_NUMBER);
            next when not GOOD_NUMBER;
            READ(l, LOAD_V);
            READ(l, A_PORT_V);
            READ(l, B_PORT_V);
            WAIT FOR delay - now;
            LOAD <= LOAD_V;
            A_PORT <= A_PORT_V;
            B_PORT <= B_PORT_V;
        end loop;
        wait;
    end process;

```

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-141

-1 : File

Test Bench

Stimulus Vector File : "vectors"

0 NS	0 00000101 00000011
20 NS	1 00000101 00000011
70 NS	0 00000101 00000011
200 NS	0 11111011 00000011
210 NS	1 11111011 00000011
250 NS	0 11111011 00000011
390 NS	1 11111011 00000011
400 NS	1 11111011 11111101
430 NS	0 11111011 11111101
570 NS	1 11111011 11111101
600 NS	1 00000101 11111101
610 NS	0 00000101 11111101
800 NS	0 11111011 00000011

File : "results"

0 NS	0000000000000000
106 NS	0000000000001111
214 NS	0000000000000000
286 NS	1111111111110001
394 NS	0000000000000000
466 NS	0000000000001111
574 NS	0000000000000000
646 NS	1111111111110001

Univ. of Incheon System ASIC Design Lab.

VHDL ASIC NO.-142

