

1



Modern HDLs

- Wide spectrum
 - behaviour
 - structure
 - test harnesses
- Event simulation semantics
 - changes propagated via event scheduling
- Language wars
 - VHDL (based on Ada) versus
 - Verilog (based on C)

"VHDL is one of the biggest mistakes the Electronics Design Automation industry has ever made"

[Attributed to Joe Costello (CEO of Cadence) in John Cooley's conference report on IVC '95]





Verilog HDL

- Widely used
 - Sun, Apply, Hewlett-Packard \ldots
 - 25,000 Verilog designers today
 - 5,000 new ones each year
 - twice market share of VHDL (93 estimate)
- Taught to second year CS undergraduates at Cambridge University
- Designed by industry (Gateway/Cadence)
 - VHDL designed by Government committee
- Supported by fast simulators
 - many component models available
- Undergoing **IEEE** standardization













- Events are changes to wires or registers (also abstract named events ignored here)
- **Statements** can **schedule** events to:
 - occur at particular times
 - be triggered by other events
 - * in the current time slot
 - * at a later simulation time
- Several execution threads may be active

- they are enabled, delayed or guarded

• Simulation time advances when all enabled threads have run









Timing Controlled Assignments: Continuous Assignments

- <mark>assign #50 w = e</mark>
- whenever value of **e** changes
- value on wire **w** is scheduled for updating:

- with new value of **e**

- after 50 units of simulation time

• inertial delay

– changes persisting for <50 are ignored



• Blocking assignment: r = #50 e

- when reached in sequence
- register r scheduled for updating with
 current value of e after delay of 50
- Sequential thread delayed for 50
- Non-blocking assignment: r <= #50 e
 - when reached in sequence
 - separate thread created
 - * update r with with current value of e after delay of 50
 - old thread not delayed (sequential flow not blocked)















http://www.cl.cam.ac.uk/users/mjcg/





http://www.cl.cam.ac.uk/users/mjcg/















- Formal semantics of Verilog
- Validity of simplified semantics
- A minimal simulation calculus
- Equivalence between modules
- Correctness of synthesisers



Simplified Semantics

- Simulation semantics:
 - easy to formalise (maybe)
 - hard to work with
- Need simpler semantics
 - maybe just for 'well-behaved' subsets
 - needs to be related to simulation semantics
- Tractable semantics are level oriented
 - simulation semantics is edge-oriented
 - how can these be related?









The Semantic Challenge of Verilog HDL





Conclusions

- Verilog & VHDL are real-world languages
- Need more theoretical support
- Pose interesting challenges
 - semantic
 - logical
- Formal methods for electronic design automation (EDA) are starting to be commercially significant

My name is Henry Cox. I am in the process of preparing a report discussing the potential commercialization of formal verification for a large EDA vendor. (I signed a NDA, so I'm afraid that I can't tell you who it is.)

[recent email message]