



# VHDL QUICK REFERENCE CARD

Revision 2.2

( )	Grouping	[ ]	Optional
{ }	Repeated		Alternative
<b>bold</b>	As is	CAPS	User Identifier
<i>italic</i>	VHDL-1993		

## 1. LIBRARY UNITS

```

[{{use_clause}}]
entity ID is
  [generic ({ID : TYPEID [:= expr];});]
  [port ({ID : in | out | inout TYPEID [:= expr];});]
  [{declaration}]

[begin
  {[parallel_statement]}
end [entity] ENTITYID;
[{{use_clause}}]
architecture ID of ENTITYID is
  [{declaration}]
begin
  {[parallel_statement]}
end [architecture] ARCHID;
[{{use_clause}}]
package ID is
  [{declaration}]
end [package] PACKID;
[{{use_clause}}]
package body ID is
  [{declaration}]
end [package body] PACKID;
[{{use_clause}}]
configuration ID of ENTITYID is
for ARCHID
  {[block_config | comp_config]}
end for;
end [configuration] CONFID;
use_clause::=
  library ID;
  [{use LIBID.PKGID|. all | DECLID};]

```

block\_config::=

```

for LABELID
  [{block_config | comp_config}]
end for;

comp_config::=
  for all | LABELID : COMPID
    (use entity [LIBID.]ENTITYID [( ARCHID )]
      [[generic map ( {GENID => expr ,});]
       port map ({PORTID => SIGID | expr ,});])
    [for ARCHID
      {[block_config | comp_config]}
    end for;]
    end for;) |
    (use configuration [LIBID.]CONFID
      [[generic map ({GENID => expr ,});]
       port map ({PORTID => SIGID | expr ,});])
    end for;

```

## 2. DECLARATIONS

### 2.1. TYPE DECLARATIONS

```

type ID is ( {ID,} );
type ID is range number downto | to number;
type ID is array ( {range | TYPEID ,}) of TYPEID;
type ID is record
  {ID : TYPEID;};
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is SCALARTYPID range range;
subtype ID is ARRAYTYPID( {range,});
subtype ID is RESOLVFCTID TYPEID;
range ::= 
  (integer | ENUMID to | downto integer | ENUMID) |
  (OBJID[reverse_]range) | (TYPEID range <>)

```

### 2.2. OTHER DECLARATIONS

```

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [:= expr];
signal ID : TYPEID [:= expr];
file ID : TYPEID (is in | out string;) |
  (open read_mode | write_mode |
   append_mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class is expr;
class ::=
  entity | architecture | configuration |
  procedure | function | package | type |
  subtype | constant | signal | variable |
  component | label

```

```

component ID [is]
  [generic ( {ID : TYPEID [:= expr];});]
  [port ({ID : in | out | inout TYPEID [:= expr];});]
end component [COMPID];

[impure | pure] function ID
  [( {{constant | variable | signal | file} ID : |
       [in]TYPEID [:= expr];}})
  return TYPEID [is]
begin
  {sequential_statement}
end [function] ID;

procedure ID[({{constant | variable | signal} ID :
  in | out | inout TYPEID [:= expr];}}]
[is begin
  {[sequential_statement]}
end [procedure] ID];

for LABELID | others | all : COMPID use
  (entity [LIBID.]ENTITYID [( ARCHID )])
  (configuration [LIBID.]CONFID)
    [[generic map ( {GENID => expr,} )|
     port map ( {PORTID => SIGID | expr,});])

```

## 3. EXPRESSIONS

```

expression ::= 
  (relation and relation) | (relation nand relation) |
  (relation or relation) | (relation nor relation) |
  (relation xor relation) | (relation xnor relation)

relation ::= shexpr [relop shexpr]
shexpr ::= sexpr [shop sexpr]
sexpr ::= [+|-] term {addop term}
term ::= factor {mulop factor}
factor ::= 
  (prim [** prim]) | (abs prim) | (not prim)
prim ::= 
  literal | OBJID | OBJID'ATTRID | OBJID({expr,})
  | OBJID(range) | ({choice [{ choice}] =>} expr,)
  | FCTID({[PARID =>} expr,}) | TYPEID'(expr) |
  TYPEID(expr) | new TYPEID[({expr})] | ( expr )
choice ::= sexpr | range | RECFID | others

```

### 3.1. OPERATORS, INCREASING PRECEDENCE

logop	and   or   xor   nand   nor   xnor
relop	=   /=   <   <=   >   >=
shop	sll   srl   sla   sra   rol   ror
addop	+   -   &
mulop	*   /   mod   rem
miscop	**   abs   not

1995-2000 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

## 4. SEQUENTIAL STATEMENTS

```

wait [on {SIGID,}] [until expr] [for time];
assert expr
  [report string]
  [severity note | warning | error | failure];
report string
  [severity note | warning | error | failure];
SIGID <= [transport] | [[reject TIME] inertial]
  {expr [after time],};

VARID := expr;
PROCEDUREID(([PARID =>] expr,));
[LABEL:] if expr then
  {sequential_statement}
[elsif expr then
  {sequential_statement}]}
[else
  {sequential_statement}]
end if [LABEL];
[LABEL:] case expr is
{when choice [{| choice}] =>
  {sequential_statement}}
end case [LABEL];
[LABEL:] while expr loop
  {sequential_statement}
end loop [LABEL];
[LABEL:] for ID in range loop
  {sequential_statement}
end loop [LABEL];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;

```

## 5. PARALLEL STATEMENTS

```

LABEL: block [is]
  [generic ( {ID : TYPEID;} );
   [generic map ( {[GENID =>] expr,} );]]
  [port ( {ID : in | out | inout TYPEID} );
   [port map ( {[PORTID =>] SIGID | expr,} )];]
  [{declaration}]
begin
  [{parallel_statement}]
end block [LABEL];
[LABEL:] [postponed] process (( {SIGID,} ))
  [{declaration}]
begin
  [{sequential_statement}]
end [postponed] process [LABEL];
[LBL:] [postponed] PROCID(([PARID =>] expr,));

```

```

[LABEL:] [postponed] assert expr
  [report string]
  [severity note | warning | error | failure];
[LABEL:] [postponed] SIGID <=
  [transport] | [[reject TIME] inertial]
  {[expr [after TIME,]} | unaffected when expr else]
  {expr [after TIME,]} | unaffected;
[LABEL:] [postponed] with expr select
  SIGID <= [transport] | [[reject TIME] inertial]
  {[expr [after TIME,]} | unaffected
    when choice [{| choice}]];
LABEL: COMPID
  [[generic map ( {GENID => expr,} )]
   port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: entity [LIBID.]ENTITYID {[ARCHID]}
  [[generic map ( {GENID => expr,} )]
   port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: configuration [LIBID.]CONFID
  [[generic map ( {GENID => expr,} )]
   port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: if expr generate
  [{parallel_statement}]
end generate [LABEL];
LABEL: for ID in range generate
  [{parallel_statement}]
end generate [LABEL];

```

## 6. PREDEFINED ATTRIBUTES

<b>TYPID'base</b>	Base type
<b>TYPID'left</b>	Left bound value
<b>TYPID'right</b>	Right-bound value
<b>TYPID'high</b>	Upper-bound value
<b>TYPID'low</b>	Lower-bound value
<b>TYPID'pos(expr)</b>	Position within type
<b>TYPID'val(expr)</b>	Value at position
<b>TYPID'succ(expr)</b>	Next value in order
<b>TYPID'pred(expr)</b>	Previous value in order
<b>TYPID'leftof(expr)</b>	Value to the left in order
<b>TYPID'rightof(expr)</b>	Value to the right in order
<b>TYPID'ascending</b>	Ascending type predicate
<b>TYPID'image(expr)</b>	String image of value
<b>TYPID'value(string)</b>	Value of string image
<b>ARYID'left([expr])</b>	Left-bound of [nth] index
<b>ARYID'right([expr])</b>	Right-bound of [nth] index
<b>ARYID'high([expr])</b>	Upper-bound of [nth] index
<b>ARYID'low([expr])</b>	Lower-bound of [nth] index
<b>ARYID'range([expr])</b>	'left down/to 'right
<b>ARYID'reverse_range([expr])</b>	'right down/to 'left
<b>ARYID'length([expr])</b>	Length of [nth] dimension
<b>ARYID'ascending([expr])</b>	'right >= 'left ?
<b>SIGID'delayed([TIME])</b>	Delayed copy of signal
<b>SIGID'stable([TIME])</b>	Signals event on signal
<b>SIGID'quiet([TIME])</b>	Signals activity on signal
<b>SIGID'transaction</b>	Toggles if signal active

<b>SIGID'event</b>	Event on signal ?
<b>SIGID'active</b>	Activity on signal ?
<b>SIGID'last_event</b>	Time since last event
<b>SIGID'last_active</b>	Time since last active
<b>SIGID'last_value</b>	Value before last event
<b>SIGID'driving</b>	Active driver predicate
<b>SIGID'driving_value</b>	Value of driver
<b>OBJID'simple_name</b>	Name of object
<b>OBJID'instance_name</b>	Pathname of object
<b>OBJID'path_name</b>	Pathname to object

## 7. PREDEFINED TYPES

<b>BOOLEAN</b>	True or false
<b>INTEGER</b>	32 or 64 bits
<b>NATURAL</b>	Integers >= 0
<b>POSITIVE</b>	Integers > 0
<b>REAL</b>	Floating-point
<b>BIT</b>	'0', '1'
<b>BIT_VECTOR(NATURAL)</b>	Array of bits
<b>CHARACTER</b>	7-bit ASCII
<b>STRING(POSITIVE)</b>	Array of characters
<b>TIME</b>	hr, min, sec, ms, us, ns, ps, fs
<b>DELAY_LENGTH</b>	Time >= 0

## 8. PREDEFINED FUNCTIONS

<b>NOW</b>	Returns current simulation time
<b>DEALLOCATE(ACCESSTYPOBJ)</b>	Deallocate dynamic object
<b>FILE_OPEN([status], FILEID, string, mode)</b>	Open file
<b>FILE_CLOSE(FILEID)</b>	Close file

## 9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }

decimal literal ::= integer [. integer] [E[+|-] integer]

based literal ::=

- integer # hexint [. hexint] # [E[+|-] integer]
- bit string literal ::= B|O|X " hexint "
- comment ::= -- comment text

© 1995-2000 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

**Qualis Design Corporation**  
**Elite Training / Consulting in Reuse and Methodology**

Phone: +1-503-670-7200 FAX: +1-503-670-0809  
 E-mail: info@qualis.com com Web:www.qualis.com

Also available: 1164 Packages Quick Reference Card  
 Verilog HDL Quick Reference Card