Model Sim_®

SE

Tutorial

Version 5.7e

Published: 29/Apr/03

The world's most popular HDL simulator

ModelSim /VHDL, ModelSim /VLOG, ModelSim /LNL, and ModelSim /PLUS are produced by Model Technology[™], a Mentor Graphics Corporation company. Copying, duplication, or other reproduction is prohibited without the written consent of Model Technology.

The information in this manual is subject to change without notice and does not represent a commitment on the part of Model Technology. The program described in this manual is furnished under a license agreement and may not be used or copied except in accordance with the terms of the agreement. The online documentation provided with this product may be printed by the end-user. The number of copies that may be printed is limited to the number of licenses purchased.

ModelSim is a registered trademark and Signal Spy, TraceX, ChaseX and Model Technology are trademarks of Mentor Graphics Corporation. PostScript is a registered trademark of Adobe Systems Incorporated. UNIX is a registered trademark of AT&T in the USA and other countries. FLEXIm is a trademark of Globetrotter Software, Inc. IBM, AT, and PC are registered trademarks, AIX and RISC System/6000 are trademarks of International Business Machines Corporation. Windows, Microsoft, and MS-DOS are registered trademarks of Microsoft Corporation. OSF/Motif is a trademark of the Open Software Foundation, Inc. in the USA and other countries. SPARC is a registered trademark and SPARCstation is a trademark of SPARC International, Inc. Sun Microsystems is a registered trademark, and Sun, SunOS and OpenWindows are trademarks of Sun Microsystems, Inc. All other trademarks and registered trademarks are the properties of their respective holders.

Copyright © 1990 -2003, Model Technology, a Mentor Graphics Corporation company. All rights reserved. Confidential. Online documentation may be printed by licensed customers of Model Technology and Mentor Graphics for internal business purposes only.

Model Technology 8005 Boeckman Road, Bldg. E4 Wilsonville, OR 97070 USA

phone: (503) 685-0820 fax: (503) 685-0910 e-mail: <u>support@model.com</u>, <u>sales@model.com</u> home page: <u>http://www.model.com</u> support page: <u>http://www.model.com/support</u>

Table of Contents

Introduction
Lesson 1 - Creating a Project
Lesson 2 - Basic VHDL simulation
Lesson 3 - Basic Verilog simulationT-25
Lesson 4 - Mixed VHDL/Verilog simulation
Lesson 5 - Debugging a VHDL design
Lesson 6 - Finding names and valuesT-53
Lesson 7 - Using the Wave windowT-57
Lesson 8 - Simulating with the Performance Analyzer
Lesson 9 - Simulating with Code Coverage
Lesson 10 - Comparing waveforms
Lesson 11 - Debugging with the Dataflow window
Lesson 12 - Running a batch-mode simulation
Lesson 13 - Executing commands at load time
Lesson 14 - Tcl/Tk and ModelSim
License Agreement
Index

Chapter contents

Software versions .			•	•	•	•	•	•	•	•	•	•	•	•	. T-6
ModelSim's graphic	interf	ace			•	•	•	•				•			. T-6
Standards supported					•	•	•	•				•			. T-6
Assumptions					•	•	•	•				•		•	. T-7
Where to find our do	ocume	ntati	on		•	•	•	•				•			. T-8
Technical support ar	nd upd	ates			•		•					•			. T-9
Before you begin .					•		•					•			. T-9

Software versions

This documentation was written to support ModelSim SE 5.7e for UNIX and Microsoft Windows 98/Me/NT/2000/XP. If the ModelSim software you are using is a later release, check the README file that accompanied the software. Any supplemental information will be there.

Although this document covers both VHDL and Verilog simulation, you will find it a useful reference even if your design work is limited to a single HDL.

ModelSim's graphic interface

While your operating system interface provides the window-management frame, ModelSim controls all internal-window features including menus, buttons, and scroll bars. The resulting simulator interface remains consistent within these operating systems:

- SPARCstation with OpenWindows, OSF/Motif, or CDE
- IBM RISC System/6000 with OSF/Motif
- Hewlett-Packard HP 9000 Series 700 with HP VUE, OSF/Motif, or CDE
- Linux (Red Hat v. 6, 7 or later) with KDE or GNOME
- Microsoft Windows 98/Me/NT/2000/XP

Because ModelSim's graphic interface is based on Tcl/Tk, you also have the tools to build your own simulation environment. Easily accessible preference variables and configuration commands, simulator preference variables, and graphic interface commands give you control over the use and placement of windows, menus, menu options and buttons.

Standards supported

ModelSim VHDL supports both the IEEE 1076-1987 and 1076-1993 VHDL, the 1164-1993 *Standard Multivalue Logic System for VHDL Interoperability*, and the 1076.2-1996 *Standard VHDL Mathematical Packages* standards. Any design developed with ModelSim will be compatible with any other VHDL system that is compliant with either IEEE Standard 1076-1987 or 1076-1993.

ModelSim Verilog is based on IEEE Std 1364-1995 and a partial implementation of 1364-2001 (see /<install_dir>/modeltech/docs/technotes/vlog_2001.note for implementation details) *Standard Hardware Description Language*. The Open Verilog International *Verilog LRM version 2.0* is also applicable to a large extent. Both PLI (Programming Language Interface) and VCD (Value Change Dump) are supported for ModelSim PE and SE users.

In addition, all products support SDF 1.0 through 3.0, VITAL 2.2b, VITAL'95 – IEEE 1076.4-1995, and VITAL 2000 – IEEE 1076.4-2000.

Assumptions

We assume that you are familiar with the use of your operating system. You should be familiar with the window management functions of your graphic interface: either OpenWindows, OSF/Motif, CDE, KDE, GNOME, or Microsoft Windows 98/Me/NT/ 2000/XP.

We also assume that you have a working knowledge of VHDL and Verilog. Although ModelSim is an excellent tool to use while learning HDL concepts and practices, this document is not written to support that goal.

Where to find our documentation

ModelSim documentation is available from our website at <u>www.model.com/support/documentation.asp</u> or in the following formats and locations:

Document	Format	How to get it
Start Here for ModelSim SE	paper	shipped with ModelSim
(installation & support reference)	PDF, HTML	select Main window > Help > SE Documentation ; also available from the Support page of our web site: <u>www.model.com</u>
ModelSim SE Quick Guide	paper	shipped with ModelSim
(command and feature quick-reference)	PDF	select Main window > Help > SE Documentation , also available from the Support page of our web site: <u>www.model.com</u>
ModelSim SE Tutorial	PDF, HTML	select Main window > Help > SE Documentation ; also available from the Support page of our web site: <u>www.model.com</u>
ModelSim SE User's Manual	PDF, HTML	select Main window > Help > SE Documentation
ModelSim SE Command Reference	PDF, HTML	select Main window > Help > SE Documentation
ModelSim Foreign Language Interface Reference	PDF, HTML	select Main window > Help > SE Documentation
Std_DevelopersKit User's	PDF	www.model.com/support/pdf/sdk_um.pdf
Manual		The Standard Developer's Kit is for use with Mentor Graphics QuickHDL.
ModelSim Command Help	ASCII	type help [command name] at the prompt in the Main window
Error message help	ASCII	type verror <msgnum> at the prompt in the Main window or at a shell prompt</msgnum>
Tcl Man Pages (Tcl manual)	HTML	<pre>select Main window > Help > Tcl Man Pages, or find contents.htm in \modeltech\docs\tcl_help_html</pre>
application notes	HTML	www.model.com/resources/techdocs.asp
frequently asked questions	HTML	www.model.com/resources/faqs.asp
tech notes	ASCII	select Main window > Help > Technotes , or located in the \modeltech\docs\technotes directory

Technical support and updates

The Model Technology web site includes links to support, software updates, and many other information sources for both Model Technology and Mentor Graphics customers.

Support

Online and email technical support options, maintenance renewal, and links to international support contacts: www.model.com/support/default.asp

Updates

Access to the most current version of ModelSim: www.model.com/products/release.asp

Latest version email

Place your name on our list for email notification of news and updates: www.model.com/support/register_news_list.asp

Before you begin

Preparation for some of the lessons leaves certain details up to you. You will decide the best way to create directories, copy files and execute programs within your operating system. (When you are operating the simulator within ModelSim's GUI, the interface is consistent for all platforms.)

Additional details for VHDL, Verilog, and mixed VHDL/Verilog simulation can be found in the *ModelSim User's Manual* and *Command Reference*. (See "Where to find our documentation" (T-8).)

Examples show Windows path separators - use separators appropriate for your operating system when trying the examples.

Command, button, and menu equivalents

Many of the lesson steps are accomplished by a button or menu selection. When appropriate, VSIM command line (PROMPT:) or menu (MENU:) equivalents for these selections are shown in parentheses within the step. This example shows three options to the **run -all** command, a button, prompt command, and a menu selection.

(PROMPT: run -all)

(MENU: Simulate > Run > Run - All)



Drag and drop

Drag and drop allows you to copy and move signals among windows. If drag and drop applies to a lesson step, it is noted in a fashion similar to MENUS and PROMPTS with: DRAG&DROP.

Command history

As you work on the lessons, keep an eye on the Main transcript window. The commands invoked by buttons and menu selections are echoed there. You can scroll through the command history with the up and down arrow keys, or the command history may be reviewed with several shortcuts at the ModelSim/VSIM prompt.

Shortcut	Description
click on prompt	left-click once on a previous ModelSim or VSIM prompt in the transcript to copy the command typed at that prompt to the active cursor
his or history	shows the last few commands (up to 50 are kept)

Reusing commands from the Main transcript

ModelSim's Main transcript can be saved, and the resulting file used as a DO (macro) file to replay the transcribed commands. You can save the transcript at any time before or during simulation. You have the option of clearing the transcript (File > Transcript > Clear Transcript) if you don't want to save the entire command history.

To save the contents of the transcript select **File > Transcript > Save Transcript As** from the Main menu.

Replay the saved transcript with the **do** command:

do <do file name>

For example, if you saved a series of compiler commands as *mycompile.do* (the .do extension is optional), you could recompile with one command:

do mycompile.do

• Note: Neither the prompt nor the Return that ends a command line are shown in the examples.

The goals for this lesson are:

• Create a project

A project is a collection entity for an HDL design under specification or test. Projects ease interaction with the tool and are useful for organizing files and specifying simulation settings. At a minimum, projects have a work library and a session state that is stored in a .mpf file. A project may also consist of:

- HDL source files or references to source files
- other files such as READMEs or other project documentation
- local libraries
- references to global libraries

For more information about using project files, see the ModelSim User's Manual.

Creating a project

1 Start ModelSim with one of the following:

for UNIX at the shell prompt:

vsim

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

• Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Upon opening ModelSim for the first time, you will see the **Welcome to ModelSim** dialog. (If this screen is not available, you can display it by selecting **Help > Welcome Menu** from the Main window.)



2 Select Create a Project from the Welcome dialog, or File > New > Project (Main window). In the Create Project dialog, enter "test" as the Project Name and select a

directory where the project file will be stored. Leave the Default Library Name set to "work."

Create Project	×
Project Name	
tes	
Project Location C:/modeltech/win32	Browse
Default Library Name	
work	
Ok	Cancel

Upon selecting OK, you will see a blank Project tab in the workspace area of the Main window and the **Add Items to the Project** dialog.

ModelSim	
File Edit View Compile Simulate Tools Window Help	
Add items to the Project	×
Click on the icon to add items of that	type:
Workspace Name Status Type	
Create New File Add Existing	g File
T	
Create Simulation Create New	Folder
Project Library Project : test KNo Design Loaded>	Close
	11.

workspace

3 The next step is to add the files that contain your design units. Click Add Existing File in the Add items to the Project dialog. For this exercise, we'll add two Verilog files. Click the Browse button in the Add file to Project dialog and open the examples directory in your ModelSim installation. Select *tcounter.v* and *counter.v*. Select Reference from current location and then click OK. Close the Add items to the Project dialog.

Add file to Project	×
File Name	
tcounter.v counter.v	Browse
Add file as type	Folder
default	Top Level
• Reference from current location	C Copy to project directory
	OK Cancel

4 Click your right mouse button (2nd button in Windows; 3rd button in UNIX) in the Project page and select **Compile > Compile All**.

ModelSim				
File Edit View Compile Simulate Tools	Window Help			
🗲 🛍 🛍 🌢 🎬 👰				
Workspace	== x [
Name Status Type	Orc # Loading	i project	test	-
🔂 counter.v 📍 Verilo	Edit		1	
tcounter.v ? Verilc	Compile	Þ	Compile Selected	
	Simulate		Compile All	
	Add to Project	•	Compile Out-of-Date	
	Remove from P	roject	Compile Order	
•	Close Project		Compile Report	
Project Library	Properties		Compile Summary	
Project : test <pre> </pre>	2	<no g<="" td=""><td>Compile Properties</td><td>·</td></no>	Compile Properties	·

5 The two files are compiled. Click on the Library tab and expand the *work* library by clicking the "+" icon. You'll see the compiled design units listed.

N	ModelSim					-OX
F	ile Edit View Compile S	mulate T	ools Wir	ndov	v Help	
	🗲 Pa 🛍 🛛 🤣 🖽 🚜					
1	Workspace			×		
	Name	Туре	Patł _	-	# Loading project test # Compile of tcounter.v was successful.	-
	🖃 🎹 work	Library	C:/m		# Compile of counter.v was successful. # Compile of counter.v was successful.	
	-M counter	Module	C:/m		# 2 compiles, 0 failed with no errors.	
	LM test_counter	Module	C:/m -		ModelSim>	
	⊕– <u>∭</u> vital2000	Library	\$MO			
	⊞- <u>∭</u> lieee	Library	\$MO			
L	🖬 🛍 modelsim lib	Libraru	•M0	-		
100000			•			
Ţ	Project Library					•
F	Project : test <a>No Desig	n Loaded	>		<pre></pre> No Context>	

6 The last step in this exercise is to load one of the design units. Double-click *counter* on the Library page. You'll see a new page appear in the Workspace that displays the structure of the *counter* design unit.

ModelSim								
File Edit View Compile Simulate Tools	Window Help							
🖆 🛍 🕸 🕮 🚑 IF 🛛 100 ∯ IL II								
Workspace	=x							
Instance Design Unit Design	Unit # Loading project test							
counter counter Module	# Compile of tcounter.v was successful. # Compile of counter.v was successful.							
increment counter Function								
Project Library sim Files								
Project : test Now: 0 ns Delta: 0	sim:/counter							

At this point, you would generally run the simulation and analyze or debug your design. We'll do just that in the upcoming lessons. For now, let's wrap up by ending the simulation and closing the project. Select **Simulate > End Simulation** and confirm that you want to quit simulating. Next, select **File > Close > Project** and confirm that you want to close the project.

Note that a *test.mpf* file has been created in your working directory. This file contains information about the project *test* that you just created. You can open this project in future sessions by selecting **File > Open > Project**.

The goals for this lesson are:

- Create a library and compile a VHDL file
- Load a design
- Learn about the basic ModelSim windows, mouse, and menu conventions
- Force the value of a signal
- Run ModelSim using the **run** command
- Set a breakpoint
- Single-step through a simulation run

The project feature covered in Lesson 1 executes several actions automatically such as creating and mapping work libraries. In this lesson we will go through the entire process so you get a feel for how ModelSim really works.

Compiling the design

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory, then copy all of the VHDL (.vhd) files from \<install_dir>\modeltech\examples to the new directory.

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by selecting **File > Change Directory** (Main window).

2 Start ModelSim with one of the following:

for UNIX at the shell prompt:

vsim

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Click Close if the Welcome dialog appears.

3 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

(PROMPT: vlib work vmap work work)

Make sure **Create: a new library and a logical mapping to it** is selected. Type "work" in the Library Name field and then select **OK**.

Create a New Library 🛛 🛛 🖄
Create
a new library and a logical mapping to it
O a map to an existing library
Library Name: work Library Physical Name:
work
OK Cancel

This creates a subdirectory named *work* - your design library - within the current directory. ModelSim saves a special file named *_info* in the subdirectory.

Note: Do not create a Library directory using UNIX or Windows commands, because the _*info* file will not be created. Always use the File menu or the vlib command from either the ModelSim or UNIX/DOS prompt.

4 Compile the file *counter.vhd* into the new library by selecting **Compile > Compile**.

(PROMPT: vcom counter.vhd)



This opens the **Compile HDL Source Files** dialog. (You won't see this dialog if you invoke vcom from the command line.)

Compile HDL Source Files	? ×
Library: work	
Look in: 🔄 vhdl 💽 🖛 🗈 📸 🎟 🗸	
work एमjedec.vhd एमjadder.vhd एमjal1678.vhd एमjbvadd.vhd एमjstimulus.vhd एम counter.vhd एमjtestadder.vhd एमjgates.vhd एमjio_utils.vhd	
File name: counter.vhd Com	oile
Files of type: HDL Files (*.v;*.vl;*.vhd;*.vhd;*.vhd;*.vhd;*.vhd;*.v 💌 Dor	ie
Default Options Edit Source	

Complete the compilation by selecting *counter.vhd* from the file list and clicking **Compile**. Select **Done** when you are finished.

You can compile multiple files in one session from the file list. Individually select and compile the files in the order required by your design.

Note that you can have ModelSim determine the compile order. See "Auto-generating compile order" in the Project chapter of the *ModelSim User's Manual* for details.

Loading the design

1 In the Library tab of the Main window Workspace, click the "+" sign next to the 'work' library to see the *counter* design unit.

ModelSim			×
File Edit View Compile Sin	nulate T	ools Window Help	
🖻 🛍 🥸 🖽 🗸	-		
Workspace	×		=
Name	Ty 📥	ModelSim> vmap work work	1
		# Modifying C:/modeltech/win32//modelsim.ini vcom -reportprogress 300 -work work {C:/modelt ech/vhdl/counter.vhd} # Model Technology ModelSim SE vcom 5.7 Bet a 2 Compiler 2002.11 Nov 22 2002 # Loading package standard # Compiling entity counter # Compiling entity counter # Compiling architecture only of counter ModelSim>	
<pre></pre> <pre><</pre>			//.

Double-click counter to load the design unit.

(PROMPT: vsim counter)



2 Next, select View > All Windows from the Main window menu to open all ModelSim windows.

(PROMPT: view *)

For descriptions of the windows, consult the ModelSim User's Manual.

3 Next let's add top-level signals to the Wave window by selecting Add > Wave > Signals in Region from the Signals window menu.

(PROMPT: add wave /counter/*)



Running the simulation

We will start the simulation by applying stimulus to the clock input.

1 Click in the Main window and enter the following command at the VSIM prompt:

force clk 1 50, 0 100 -repeat 100

(Signals MENU: Edit > Clock)

ModelSim interprets this force command as follows:

- force clk to the value 1 at 50 ns after the current time
- then to 0 at 100 ns after the current time
- repeat this cycle every 100 ns
- 2 Now you will exercise two different **Run** functions from the toolbar buttons on either the Main or Wave window. (The **Run** functions are identical in the Main and Wave windows.) Select the **Run** button first. When the run is complete, select **Run -All**.

Run. This causes the simulation to run and then stop after 100 ns.

(PROMPT: run 100) (Main MENU: Simulate > Run > Run 100ns)



Run -All. This causes the simulator to run forever. To stop the run, go on to the next step.

(PROMPT: run -all) (Main MENU: Simulate > Run > Run -All)



3 Select the **Break** button on either the Main or Wave window toolbar to interrupt the run. The simulator will stop running as soon as it gets to an acceptable stopping point.

(Main MENU: Simulate > Break)



The arrow in the Source window points to the next HDL statement to be executed. (If the simulator is not evaluating a process at the time the Break occurs, no arrow will be displayed in the Source window.)

4 Next, you will set a breakpoint in the function on line 18. Scroll the Source window until line 18 is visible. Click on or near line number 18 to set the breakpoint.

You should see a red dot next to the line number where the breakpoint is set. The breakpoint can be toggled between enabled and disabled by clicking it. When a breakpoint is disabled, the dot appears open. To delete the breakpoint, click the line number with your right mouse button and select Remove Breakpoint 18.



(PROMPT: bp counter.vhd 18)

Note: Breakpoints can be set only on lines with blue line numbers.

5 Select the **Continue Run** button to resume the run that you interrupted. ModelSim will hit the breakpoint, as shown by an arrow in the Source window and by a Break message in the Main window.

(PROMPT: run -continue) (MENU: Simulate > Run > Continue)



6 Click the **Step** button in the Main or Source window several times to single-step through the simulation. Notice that the values change in the Variables window (you may need to expand the Variables window).

(PROMPT: step) (MENU: Simulate > Run > Step)



7 This concludes the basic VHDL simulation tutorial. When you're done, quit the simulator by entering the command:

quit -force

This command exits ModelSim without asking for confirmation.

The goals for this lesson are:

- Compile a Verilog design
- View signals in the design
- Examine the hierarchy of the design
- Simulate the design
- Change the default run length
- Set a breakpoint

The project feature covered in Lesson 1 executes several actions automatically such as creating and mapping work libraries. In this lesson we will go through the entire process so you get a feel for how ModelSim really works.

Compiling the design

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory, then copy all of the Verilog (.v) files from \<install_dir>\modeltech\examples to the new directory.

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by selecting **File > Change Directory** (Main window).

2 Start ModelSim with one of the following:

for UNIX at the shell prompt:

vsim

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Click Close if the Welcome dialog appears.

3 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

(PROMPT: vlib work vmap work work)

Make sure **Create: a new library and a logical mapping to it** is selected. Type "work" in the Library Name field and then select **OK**.

Create a New Library 🛛 🛛				
Create				
a new library and a logical mapping to it				
O a map to an existing library				
Library Name: work Library Physical Name:				
work				
OK Cancel				

This creates a subdirectory named *work* - your design library - within the current directory. ModelSim saves a special file named *_info* in the subdirectory.

• **Note:** Do not create a Library directory using UNIX or Windows commands, because the *_info* file will not be created. Always use the File menu or the **vlib** command from either the ModelSim or UNIX/DOS prompt.

In the next step you'll compile the Verilog design. The example design consists of two Verilog source files, each containing a unique module. The file *counter*.v contains a module called **counter**, which implements a simple 8-bit binary up-counter. The other file, *tcounter*.v, is a testbench module (**test_counter**) used to verify **counter**.

Under simulation you will see that these two files are configured hierarchically with a single instance (instance name **dut**) of module **counter** instantiated by the testbench. You'll get a chance to look at the structure of this code later. For now, you need to compile both files into the **work** design library.

4 Compile the *counter.v*, and *tcounter.v* files into the **work** library by selecting **Compile** > **Compile** from the Main window menu.

(PROMPT: vlog counter.v tcounter.v)

Compile HDL Source Files
Library: work
Look in: 🔄 vlog 💽 🖛 🛍 🖝
work
tcounter.v
File name: "tcounter.v" Counter.v" Compile
Files of type: HDL Files (*.v;*.vl;*.vhd;*.vhd;*.vhd;*.vho;*.hdl;*.v 💌 Done
Default Options Edit Source

This opens the Compile HDL Source Files dialog.

Select *counter.v* and *tcounter.v* (use Ctrl + click) and then choose **Compile** and then **Done**.

• **Note:** The order in which you compile the two Verilog modules is not important (other than the source-code dependencies created by compiler directives). This may again seem strange to Verilog-XL users who understand the possible problems of interface checking between design units, or compiler directive inheritance. ModelSim defers such checks until the design is loaded. So it doesn't matter here if you choose to compile *counter.v* before or after *tcounter.v*.

Loading the design

1 In the Library tab of the Main window Workspace, click the "+" sign next to the 'work' library to see the *counter* and *test_counter* design units.



Double-click *test_counter* to load the design unit.

(PROMPT: vsim test_counter)



2 Bring up the Signals, Source, and Wave windows by entering the following command at the VSIM prompt within the Main window:

view signals source wave

(Main MENU: View > <window name>)

3 Now let's add signals to the Wave window with ModelSim's drag and drop feature.

In the Signals window, select **Edit** > **Select All** to select the three signals. Drag the signals to either the pathname or the values pane of the Wave window.



HDL items can also be copied from one window to another (or within the Wave and List windows) with the **Edit > Copy** and **Edit > Paste** menu selections.

4 You may have noticed when you loaded the design in Step 1 that a new tab appeared in the Workspace area of the Main window.

ModelSim	
File Edit View Compile Simulate Tools Window Help	
Workspace	
Instance Design Unit Design U VSIM 12>	-
E test_counter test_counter Module	
📥 🚽 dut counter Module	
└── increm counter Function	
Library sim Files	-
Now: 0 ns Delta: 0 sim:/test_counter/dut	

Structure pane

The Structure tab shows the hierarchical structure of the design. By default, only the top level of the hierarchy is expanded. You can navigate within the hierarchy by clicking on any line with a "+" (expand) or "-" (contract) symbol. The same navigation technique works anywhere you find these symbols within ModelSim.

By clicking the "+" next to *dut* you can see all three hierarchical levels: *test_counter*, *dut* (counter), and a function called *increment*. (If *test_counter* is not displayed, you simulated *counter* instead of *test_counter*.)

5 Click on *increment* and notice how other ModelSim windows are automatically updated as appropriate. Specifically, the Source window displays the Verilog code at the hierarchical level you selected in the Structure tab, and the Signals window displays the appropriate signals. Using the Structure tab in this way is analogous to scoping commands in interpreted Verilog simulators.

For now, make sure the *test_counter* module is showing in the Source window by clicking on the top line in the Structure tab.

Running the simulation

Now you will exercise different Run functions from the toolbar.

1 Select the **Run** button on the Main window toolbar. This causes the simulation to run and then stop after 100 ns (the default simulation length).

(PROMPT: run) (MENU: Simulate > Run > Run 100 ns)



2 Next change the run length to 500 on the **Run Length** selector and select the **Run** button again.

ModelSim File Edit View Compile Simulate	: Tools Window Help	<u>_ ×</u>
☞ ⓑ ⓑ ◈ ﷺ 달 Workspace	6 (+) ≹≣ ≢≣ ⊈ (-00) 	+
Instance Design Uni 		- -
Now: 600 ns Delta: 2	sim:/test_counter	

Now the simulation has run for a total of 600ns (the default 100ns plus the 500 you just asked for). The status bar at the bottom of the Main window displays this information.

3 The last command you executed (**run 500**) caused the simulation to advance for 500ns. You can also advance simulation to a specific time. Type:

run @ 3000

This advances the simulation to time 3000ns. Note that the simulation actually ran for an additional 2400ns (3000 - 600).

4 Now select the **Run** -All button from the Main window toolbar. This causes the simulator to run until the stop statement in *tcounter*.v.





You can also use the **Break** button to interrupt a run.

2

(MENU: Simulate > Break)

Debugging

Next we'll take a brief look at an interactive debugging feature of the ModelSim environment.

1 Let's set a breakpoint at line 29 in the *counter.v* file (which contains a call to the Verilog function increment). To do this, select *dut* in the Structure tab of the Workspace. Move the cursor to the Source window and scroll the window to display line 29. Click on or to the left of the 29 to set a breakpoint. You should see a red dot next to the line number where the breakpoint is set.

The breakpoint can be toggled between enabled and disabled by clicking it. When a breakpoint is disabled, the dot appears open. To delete the breakpoint, click the line number with your right mouse button and select **Remove Breakpoint 29**.

Note: Breakpoints can be set only on lines with blue line numbers.



2 Select the **Restart** button to reload the design elements and reset the simulation time to zero.

(Main MENU: Simulate > Run > Restart) (PROMPT: restart)





Make sure all items in the Restart dialog box are selected, then click Restart.

3 Select the **Run** -All button to re-start the simulation run.

(PROMPT: run -all) (Main MENU: Simulate > Run > Run -All)

≣ŧ

When the simulation hits the breakpoint, it stops running, highlights the line with an arrow in the Source window, and issues a Break message in the Main window.

- **4** When a breakpoint is reached, typically you will want to know one or more signal values. You have several options for checking values:
 - look at the values shown in the Signals window
 - hover your mouse pointer over the *count* variable in the Source window and a "balloon" will pop up with the value
 - select the *count* variable in the Source window, right-click it, and select Examine from the context menu;
 - use the **examine** command to output the value to the Main window transcript:

examine count

5 Let's move through the Verilog source functions with ModelSim's Step command. Click **Step** on the toolbar.



This command single-steps the debugger.

6 Experiment by yourself for awhile. Set and clear breakpoints and use the Step, Step Over, and Continue Run commands until you feel comfortable with their operation. When you're done, quit the simulator by entering the command:

quit -force
The goals for this lesson are:

- Compile multiple VHDL and Verilog files
- Simulate a mixed VHDL and Verilog design
- View the design in the Structure tab
- View the HDL source code in the Source window

Note: You must be using ModelSim SE/PLUS or ModelSim SE/MIXED to do this lesson.

Compiling the design

1 Start by creating a new directory for this exercise. Create the directory, then copy the VHDL and Verilog example files to the directory:

```
<install_dir>\modeltech\examples\mixedHDL\*.vhd
<install_dir>\modeltech\examples\mixedHDL\*.v
```

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by using the **File > Change Directory** command from the ModelSim Main window.

2 Start ModelSim with one of the following:

for UNIX at the shell prompt:

vsim

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Click Close if the Welcome dialog appears.

3 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

(PROMPT: vlib work vmap work work)

Make sure **Create: a new library and a logical mapping to it** is selected. Type "work" in the Library Name field and then select **OK**.

Create a New Library 🛛 🛛 🖄
Create
I a new library and a logical mapping to it
O a map to an existing library
Library Name: work
work
OK Cancel

This creates a subdirectory named *work* - your design library - within the current directory. ModelSim saves a special file named *_info* in the subdirectory.

Note: Do not create a Library directory using UNIX or Windows commands, because the *_info* file will not be created. Always use the File menu or the vlib command from either the ModelSim or UNIX/DOS prompt.

4 Compile the HDL files by selecting **Compile > Compile** from the menu:

(PROMPT: vlog cache.v memory.v proc.v)

(PROMPT: vcom util.vhd set.vhd top.vhd)

Compile HDL	Source Files	<u>?×</u>
Library:	work	
Look in: 🔁	mixedHDL	🗢 🗈 📸 🎟 •
vi cache.v vi memory.v vi proc.v vi set.vhd vi top.vhd vi util.vhd		
File name:	"cache.v" "memory.v" "proc.v"	Compile
Files of type:	HDL Files (*.v;*.vl;*.vhd;*.vho;*.hdl;*.vo)	▼ Done
	Default Options	Edit Source

This opens the **Compile HDL Source Files** dialog.

A group of Verilog files may be compiled in any order. However, in a mixed VHDL/Verilog design, the Verilog files must be compiled before the VHDL files.

Compile the Verilog source by double-clicking each of these Verilog files in the file list (this invokes the Verilog compiler, **vlog**):

- cache.v
- memory.v
- proc.v

5 Depending on the design, the compile order of VHDL files can be very specific. In the case of this lesson, the file *top.vhd* must be compiled last.

Stay in the **Compile HDL Source Files** dialog and double-click the VHDL files in this order (this invokes the VHDL compiler, **vcom**):

- util.vhd
- set.vhd
- top.vhd
- 6 Click **Done** to dismiss the dialog.

Loading the design

1 Load the design by selecting **Simulate** > **Simulate** from the menu.

(PROMPT: vsim top)



The Simulate dialog appears. Click the "+" sign next to 'work' to see the design units. (You won't see this dialog box if you invoke **vsim** with *top* from the command line.) Select **top** and then click **OK**.

Name	Туре	Path
⊟– 🌆 work	Library	work
🖓 🖂 🖂	Module	C:/modeltech/examples/mixedHDL
<mark>⊕-E</mark>) cache_set	Entity	C:/modeltech/examples/mixedHDL
-M memory	Module	C:/modeltech/examples/mixedHDL
-M proc	Module	C:/modeltech/examples/mixedHDL
Ē-Ēj top	Entity	C:/modeltech/examples/mixedHDL
📶 vital2000	Library	\$MODEL_TECH77vital2000
📶 ieee	Library	\$MODEL_TECH//ieee
<u>///</u> modelsim_lib	Library	\$MODEL_TECH7/modelsim_lib
(
Simulate		Resolution
		default Optimize

2 From the Main menu select View > All Windows to open all ModelSim windows. (PROMPT: view *)



3 Take a look at the Structure tab in the Workspace.

Notice the hierarchical mixture of VHDL and Verilog in the design. VHDL levels are indicated by a square "prefix", while Verilog levels are indicated by a circle "prefix." Try expanding (+) and contracting (-) the structure layers. You'll find Verilog modules that have been instantiated by VHDL architectures, and similar instantiations of VHDL items by Verilog.

4 In the Structure tab, click the Verilog module *c cache*. The source code for the Verilog module is now shown in the Source window.

5 We'll use ModelSim's Find function to locate the declaration of *cache_set* within *cache.v*.

From the Source window menu select: **Edit > Find**.



The Find in dialog is displayed.

Find in: source - top. v hd	×
Find:	Find Next
Replace:	Replace
🗖 Case sensitive 🔲 Search backwards	Close
Regular expression	

In the **Find:** field, type *cache_set* and click **Find Next**. The *cache_set* instantiations are now displayed in the Source window. (Click **Close** to dismiss the **Find in:** dialog box.)

Note that *cache_set* is a VHDL entity instantiated within the Verilog file *cache.v*.

🔚 S	ource -	cache.v	1
File	Edit V	/iew Tools Window	
۲	🖻 🖥	🎒 👗 🖻 🛍 💭 🛤 🔀 🕅 🚺 🗊 🗾 500 🕂 🖳 🖺 🖺 🛱 70 🖓 🗋 🔺	1
•	In #	C:/modeltech/examples/mixedHDL/cache.v	
	20 21	<pre>wire #(5) srw = srw_r, sstrb = sstrb_r, prdy =</pre>	1
	22	reg [3:0] oen, wen;	
	23 24	wire [3:0] hit;	
	25	/************************* Cache sets *****************/	
	26 27	<pre>cache_set s0(paddr, pdata, hit[0], oen[0], wen[0]); cache set s1(paddr, pdata, hit[1], oen[1], wen[1]);</pre>	
	28	cache_set s1(paddr, pdata, hit[1], ben[1], wen[1]); cache set s2(paddr, pdata, hit[2], oen[2], wen[2]);	
	29	cache_set s3(paddr, pdata, hit[3], oen[3], wen[3]);	
	30		
	31 32	<pre>initial begin verbose = 1;</pre>	
	32	verbose = 1;	1
1	cache.v		
		Ln: 26, Col: 13 read-only	1.

6 Go back to the Main window, expand the *c cache* entry by clicking the "+" sign, and scroll down and click on *s0 cache_set(only)*. The Source window shows the VHDL code for the *cache_set* entity.

📴 source - set.vhd	
File Edit View Tools Window	
🕸 🚅 🖬 🚳 👗 🖻 🛍 🗅 (₩ 🗶 🕅 📑 🔽 500 🕂 🚉 🚉 💱 🖓 🖓 🖄 🗵
● In # C	:/modeltech/examples/mixedHDL/set.vhd
8 set_size : :	integer := 5;
9 word_size : :	integer := 16
10);	
11 port(
12 addr	: in std_logic_vector(addr_size-1 downto 0)
13 data	: inout std_logic_vector(word_size-1 downto 0)
14 hit	: out std_logic;
15 oen	: in std_logic;
l6 wen	: in std_logic
17);	
18 end cache_set;	
19	
20 architecture only of o	-
	ntogor - 2**cot cigo:
▲ cache.v set.vhd	•
	Ln: 20, Col: 0 read-only 🅢

Before you quit, try experimenting with some of the commands you've learned from previous lessons – add signals to the Wave window, run the simulation, etc. Note that in this design, *clk* is already driven, so you won't need to use the **force** command.

7 When you're ready to quit simulating, enter the command:

```
quit -force
```

The goals for this lesson are:

- Map a logical library name to an actual library
- Recognize assertion messages in the Main window transcript
- Change the assertion break level
- Restart the simulation run using the restart command
- Examine composite types displayed in the Variables window
- Change the value of a variable

In this lesson we will debug an assertion message using the Source, Signals, and Variables windows. For another debugging lesson, see *Lesson 11 - Debugging with the Dataflow window*.

Compiling and loading the design

- 1 Create a new directory for this exercise and copy the following VHDL (.vhd) files from \<*install_dir*>\modeltech\examples to the new directory.
 - gates.vhd
 - adder.vhd
 - testadder.vhd
- 2 Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by using the File > Change Directory command from the ModelSim Main window.
- **3** Start ModelSim with one of the following:

for UNIX at the shell prompt:

vsim

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

- Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.
- **4** Enter the following command at the ModelSim prompt in the Main window to create a new library:

vlib library_2

5 Map the new library to the work library using the **vmap** command:

vmap work library_2

ModelSim adds this mapping to the modelsim.ini file.

6 Compile the source files into the new library by entering this command at the ModelSim prompt:

vcom -work library_2 gates.vhd adder.vhd testadder.vhd

- 7 Open the Simulate dialog by selecting **Simulate** > **Simulate**. Expand the work library and increase the width of the name column by clicking and dragging on the border between the Name and Type columns.
- 8 Make sure Simulator Resolution is set to nanoseconds, select **test_adder_structural**, and then click **OK**.

🔣 Simulate - 🗆 X Design VHDL Verilog Libraries SDF Options Path Name Туре 🖃 🏦 work Library library_2 ⊕ E) adder Entity C:\modeltech\examples\debug/ad addern Entity C:\modeltech\examples\debug/ad É−EÌ Entity C:\modeltech\examples\debug/ga -E) andg Entity C:\modeltech\examples\debug/ga org 由E) C:\modeltech\examples\debug/tes test_adder_beha... Config 🗋 test adder struct... Config C:\modeltech\examples\debug/tes testbench Entity C:\modeltech\examples\debug/tes 由 E) ₫-E) xorg Entity C:\modeltech\examples\debug/ga -4 . Simulate Resolution Optimize default work.test adder structural OK Cancel

(PROMPT: vsim -t ns work.test_adder_structural)

Running the simulation

1 Start by opening the Process, Variables, and Signals windows using the command below. Note that you can abbreviate window names.

```
view p si v
```

(Main MENU: View > <window name>)

2 Now run the simulation for 1000 ns:

run 1000

A message in the Main window will notify you that there was an assertion error.

		VSIM 20> run 1000] # ** Error: Sum is 00000111. Expected 00001000 # Time: 600 ns Iteration: 0 Instance: /testbench # ** Note: There were ERRORS in the test. # Time: 1 us Iteration: 0 Instance: /testbench VSIM 21>]	•
estbench	es	stbench	1.

Debugging the simulation

Let's find out what is wrong. Perform the following steps to track down the assertion message.

1 First, change the simulation assertion options. Select **Simulate > Simulation Options** from the Main window menu.

M Simulation Options		
Defaults Assertions	WLF Files	
Break on Assertion	Ignore Assertions For:	
Fatal	🗖 Failure	
C Failure	Error	
C Error	🗖 Warning	
C Warning	Note	
C Note		
	<u>O</u> K <u>C</u> ancel	Apply

- 2 Select the Assertions tab. Change the selection for Break on Assertion to Error and click OK. This will cause the simulator to stop at the HDL assertion statement.
- **3** Restart the simulation using the following command:

restart -f

The -f option causes ModelSim to restart without popping up the confirmation dialog.

4 Run the simulation again for 1000 ns.

run 1000

The Source window opens automatically to show the line where the break occurred. Notice that the arrow in the Source window is pointing to the assertion statement.

F s	ource	- test	adder.	vhd
File	Edit	View	Tools	Window
۲	2	3 5	🐰	🖻 🛍 💁 👫 🔀 💷 🕅 💷 🕅
٠	In #			testadder.vhd
-	108			& ". Expected " & to_string(vector.sum)
	109			found_error := true;
	110			end if;
	111			if (cout /= vector.cout) then
	112			assert false
	113			report "Cout is " & to_char(cout) & ".
	114			6 "Expected value is " & to_char(vecto)
	115			found error := true;

5 If you look at the Variables window now, you can see that i = 6. This indicates that the simulation stopped in the sixth iteration of the test pattern's loop.

👪 variables	_ 🗆 🗙
File Edit View Add Wind	ow
adder8 ☐ n ⊕ test_patterns ⊕ to_char	8 {({00000000} {00000001} {0} {(UX01ZWLH·
test test vector found_error loop	{{00000101} {00000001} {1} {0 false
🗾 İ	6
<u>۱</u>	
sim:/testbench/test	1.

- **6** Expand the variable named **test_patterns** by clicking the [+]. (You may need to resize the window for a better view.)
- 7 Also expand the sixth record in the array **test_patterns(6)**, by clicking the [+]. The Variables window should be similar to the one below.

The assertion shows that the Signal **sum** does not equal the **sum** field in the Variables window. Note that the sum of the inputs **a**, **b**, and **cin** should be equal to the output **sum**. But there is an error in the test vectors. To correct this error, you need to restart the simulation and modify the initial value of the test vectors.

📇 signals		🟭 variables
File Edit View Add Tools	Window	File Edit View Add
<pre> a b cin cin sum cout sim:/testbench </pre>	00000101 00000001 1 0 • • • • • • •	→ adder8 → n test_patterns (1) (2) (3) (4) (4) (5) (6) (6) (6) (7) (6) (7) (6) (7) (6) (7) (6) (7) (6) (7) (6) (7) (7) (8) (7) (8) (9
		and the second sec



8 Restart the simulation again:

restart -f

- 9 Update the Variables window by selecting the test process in the Process window.
- 10 In the Variables window, expand test_patterns and test_pattern(6) again. Then highlight the .sum record by clicking on the variable name (not the box before the name) and select Edit > Change from the menu.

Change Selected	Variable	×
Variable Name:	/testbench/test/test_patterns(6).sum	
Value:	00000111	
	<u>C</u> hange <u>C</u> ancel	

- **11** Change the value to **00000111** and then click **Change**. (Note that this is a temporary edit, you must use your text editor to permanently change the source code.)
- **12** Run the simulation again for 1000 ns.

run 1000

At this point, the simulation will run without errors.



This brings you to the end of this lesson, but feel free to explore the system further. When you are ready to end the simulation session, quit ModelSim by entering the following command at the VSIM prompt:

quit -f

The goals for this lesson are:

- Find items by name in tree windows
- Search for item values in the List and Wave windows

Start any of the lesson simulations to try out the Find and Search functions illustrated below.

Finding items by name in tree windows

You can find HDL item names with the **Edit** > **Find** menu selection in these windows: Dataflow, List, Process, Signals, Source, Structure, Variables, and Wave windows.

Select **Edit > Find** to bring up the Find dialog box (List window version shown).



Enter an item label and Find it by searching Right or Left through the window display.

Searching for item values in the List and Wave windows

You can search for HDL item values in the List and Wave windows. Select **Edit > Search** from the window's menu to bring up the Signal Search dialog box (List window version shown).

List Signal Search (window list)	
Signal Name(s) No Signals Selected	
Search Type C Any Transition C Rising Edge C Falling Edge Search for Signal Value Value: C Search for Expression Expression:	Builder
Search Options 1 Match Count Ignore Glitches Search Results	Search Forward Search Reverse
Status: Time:	Done

You can locate values for the **Signal Name**(s) shown at the top of the dialog box. The search is based on these options:

- Search Type: Any Transition Searches for any transition in the selected signal(s).
- Search Type: Rising Edge Searches for rising edges in the selected signal(s).
- Search Type: Falling Edge Searches for falling edges in the selected signal(s).
- Search Type: Search for Signal Value Searches for the value specified in the Value field; the value should be formatted using VHDL or Verilog numbering conventions.

• Search Type: Search for Expression

Searches for the expression specified in the **Expression** field evaluating to a boolean true. Activates the **Builder** button so you can use the Expression Builder if desired.

The expression may involve more than one signal but is limited to signals logged in the List or Wave window. Expressions may include constants, variables, and Tcl macros. If no expression is specified, the search will give an error. See the *ModelSim Command Reference* for more information on expression syntax.

Search Options: Match Count

You can search for the nth transition or the nth match on value; **Match Count** indicates the number of transitions or matches to search.

• Search Options: Ignore Glitches

Ignore zero width glitches in VHDL signals and Verilog nets.

The result of your search is indicated at the bottom of the dialog box.

The goals for this lesson are:

- Practice using the Wave window time cursors.
- Practice zooming the waveform display.
- Practice using Wave window keyboard shortcuts.
- Practice combining items into a virtual object.
- Practice creating and viewing datasets.

Using time cursors in the Wave window

Any of the previous lesson simulations may be used with this part of the lesson, or use your own simulation if you wish.



When the Wave window is first drawn, there is one cursor located at time zero. Clicking anywhere in the waveform display brings that cursor to the mouse location. You can add cursors to the waveform pane by selecting **Insert** > **Cursor** (or the Add Cursor button shown below). The selected cursor is drawn as a bold solid line; all other cursors are drawn with thin lines. Remove cursors by selecting them and selecting **Edit** > **Delete Cursor** (or the Delete Cursor button shown below).



Naming cursors

By default cursors are named "Cursor <n>". To rename a cursor, click the name in the lefthand cursor pane with your right mouse button. Type a new name and press the <Enter> key on your keyboard.

Locking cursors

You can lock a cursor in position so it won't move. Click a cursor with your right-mouse button and select **Lock <cursor name**>. The cursor turns red and you can no longer move it with the mouse. As a convenience, you can hold down the <shift> key and click-and-drag the cursor. Once you let go of the cursor, it will be locked in the new position. To unlock a cursor, right-click it and select **Unlock <cursor name**>.

Finding cursors

The cursor value corresponds to the simulation time of that cursor. Choose a specific cursor view by selecting **View > Cursors** (Wave window). You can also select and scroll to a cursor by double-clicking its value in the cursor-value pane.

Alternatively, you can click a value with your right mouse button, type the value to which you want to scroll, and press the Enter key.

Making cursor measurements

Each cursor is displayed with a time box showing the precise simulation time at the bottom. When you have more than one cursor, each time box appears in a separate track at the bottom of the display. ModelSim also adds a delta measurement showing the time difference between two adjacent cursor positions.

If you click in the waveform display, the cursor closest to the mouse position is selected and then moved to the mouse position. Another way to position multiple cursors is to use the mouse in the time box tracks at the bottom of the display. Clicking anywhere in a track selects that cursor and brings it to the mouse position.

Cursors will "snap" to a waveform edge if you click or drag a cursor to within ten pixels of a waveform edge. You can set the snap distance in the Window Preferences dialog (select **Tools > Window Preferences**). You can position a cursor without snapping by dragging in the area below the waveforms.

You can also move cursors to the next transition of a signal with these toolbar buttons:



Find Previous Transition locate the previous signal value change for the selected signal



Find Next Transition locate the next signal value change for the selected signal

Zooming - changing the waveform display range

Zooming lets you change the simulation range in the waveform pane. You can zoom using a context menu, toolbar buttons, mouse, keyboard, or commands.

Using the Zoom menu

You can access Zoom commands from the **View** menu on the toolbar or by clicking the right mouse button in the waveform pane.

The Zoom menu options include:

• Zoom In

Zooms in by a factor of two, increasing the resolution and decreasing the visible range horizontally. (command: .wave.tree zoomin)

• Zoom Out

Zooms out by a factor of two, decreasing the resolution and increasing the visible range horizontally. (command: .wave.tree zoomout)

• Zoom Full

Redraws the display to show the entire simulation from time 0 to the current simulation time. (command: .wave.tree zoomfull)

Zoom Last

Restores the display to where it was before the last zoom operation. (command: .wave.tree zoomlast)

• Zoom Range

Brings up a dialog box that allows you to enter the beginning and ending times for a range of time units to be displayed. (command: .wave.tree zoomrange)

Zooming with toolbar buttons

These zoom buttons are available on the toolbar:

•	Zoom In 2x zoom in by a factor of two from the current view	9	Zoom Out 2x zoom out by a factor of two from the current view
۹	Zoom Full zoom out to view the full range of the simulation from time 0 to the current time	٦	Zoom Mode change the mouse pointer to zoom mode; see below

Zooming with the mouse

To zoom with the mouse, first enter zoom mode by selecting **View > Mouse Mode > Zoom Mode** (Wave window). The left mouse button (<Button-1>) then offers 3 zoom options by clicking and dragging in different directions:

- Down-Right: Zoom Area (In)
- Up-Right: Zoom Out
- Up-Left: Zoom Fit

The zoom amount is displayed at the mouse cursor. A zoom operation must be more than 10 pixels to activate.

Keyboard shortcuts for zooming

Using the following keys when the mouse cursor is within the Wave window will cause the indicated actions:

Кеу	Action
i I or +	zoom in
o O or -	zoom out
f or F	zoom full
1 or L	zoom last
r or R	zoom range
<arrow up=""></arrow>	scroll pathname, values, or waveform pane up
<arrow down=""></arrow>	scroll pathname, values, or waveform pane down
<arrow left=""></arrow>	scroll pathname, values, or waveform pane left
<arrow right=""></arrow>	scroll pathname, values, or waveform pane right
<page up=""></page>	scroll waveform display up by page
<page down=""></page>	scroll waveform display down by page
<control -="" arrow="" left=""></control>	scroll waveform display left one page
<control -="" arrow="" right=""></control>	scroll waveform display right one page
<tab></tab>	searches forward (right) to the next transition on the selected signal
<shift-tab></shift-tab>	searches backward (left) to the previous transition on the selected signal
<control-f> (Windows) <control-s> (UNIX)</control-s></control-f>	opens the find dialog box; searches within the specified field in the pathname pane for text strings

Combining items in the Wave window

The Wave window allows you to combine signals into buses. Select **Tools > Combine Signals** to open the Combine Selected Signals dialog.

Combine Selected Signals	×
Name:	
Order of Indexes C Ascending C Descending	
Remove selected signals after combining	
<u> </u>	

A bus is a collection of signals concatenated in a specific order to create a new virtual signal with a specific value.

In the illustration below, three data signals have been combined to form a new bus called "bus". Notice, the new bus has a value that is made up of the values of its component signals arranged in a specific order. Virtual objects are indicated by an orange diamond.

🔫 wave - default				-OX
r	rmat Tools Window			
📂 🖬 🎒 👗 🖻 🛍	🐴 占 🔏 🕒	🛃 💽 🖫 🍳 🍳) 🔍 🏗 If II II I	🎚 🌃 3+
 /top/c/clk /top/c/srdy /top/c/paddr /top/c/bus (2)=/top/c/prw (1)=/top/c/pstrb (0)=/top/c/prdy 	St1 St1 00000001 011 St0 St1 St1			
Now	2820 ns	iii) 200	400 600	800
Cursor 1	351 ns	35	i1 ns	
•	۱			

Creating and viewing datasets

Datasets allow you to view previous simulations or to compare simulations. To view a dataset, you must first save a ModelSim simulation to a WLF file (using the **vsim -wlf** option or **File > Save > Dataset** command). Once you have saved a WLF file, you can open it as a view-mode dataset.

In this lesson you will compare two simple Verilog designs: a structural description and an RTL description of a 4-bit, binary counter. To begin, you will simulate the structural description and save it to a WLF file. Then you will simulate the RTL version. Finally, you will open the WLF file as a dataset and compare the two simulations in the Wave window.

Simulating the structural version

- 1 Start by creating a new working directory, making it the current directory, and copying the files from \modeltech\examples\datasets into it.
- 2 Use the vlib command to create a work library in the current directory.

vlib work

(MENU: File > New > Library)

3 Use the **vmap** command to map the work library to a physical directory.

vmap work work

Your modelsim.ini file will be updated with this mapping.

4 Compile the structural version of the counter.

vlog cntr_struct.v



5 Load the design and save the simulation to a WLF file named *struct.wlf*.

vsim -wlf struct.wlf work.cntr_struct

6 Now you will run a DO file that applies stimulus to the design, runs the simulation, and adds waves to the Wave window. Feel free to open the DO file and look at its contents.

do stimulus.do

(MENU: Tools > Execute Macro)

The waves that appear in the Wave window are saved automatically into the *struct.wlf* file.

7 Quit the simulation.

quit -sim

(MENU: Simulate > End Simulation)

Simulating the RTL version

- 1 Compile the RTL version of the counter. vlog cntr_rtl.v
- **2** Simulate the design.

vsim work.cntr_rtl



3 Run the DO file to apply stimulus to the design.

do stimulus.do

Comparing the two designs

To compare the two simulations, we will create a second pane in the Wave window, open the *struct.wlf* file, and add the signals from the dataset to the new pane.

1 Add a second pane to the Wave window.

Wave MENU: Insert > Window Pane

Notice that a thick, white vertical bar at the left edge of the window indicates that the new pane is active.

2 Open *struct.wlf*.

dataset open struct.wlf

(Wave MENU: File > Open > Dataset)

3 Add signals for the "struct" dataset.

add wave *

Notice that the pathname prefix for the signals you just added is the dataset name "struct". The pathname prefix for the active simulation is "sim".

The results for each simulation should be the same. You can continue experimenting with the two simulations or quit the simulation.

quit -sim

(Main MENU: Simulate > End Simulation)

Lesson 8 - Simulating with the Performance Analyzer

The goals for this lesson are:

- Run a simulation with Performance Analyzer turned on
- View the Hierarchical Profile display
- Use the Performance Analyzer statistics displayed in the Hierarchical Profile to speed up simulation

The Performance Analyzer identifies the percentage of simulation time spent in each section of your code. With this information, you can identify bottlenecks and reduce simulation time by optimizing your code. Users have reported up to 75% reductions in simulation time after using the Performance Analyzer.

This lesson introduces the Performance Analyzer and shows you how to use the main Performance Analyzer commands.

Note: You must be using ModelSim SE to complete this lesson.

Compiling and loading the design

This lesson will use an example design that contains lower-level VHDL blocks in the files *control.vhd*, *retrieve.vhd*, and *store.vhd*; and top-level block, test bench and configuration files – *ringrtl.vhd*, *testring.vhd*, and *config_rtl.vhd*.

- 1 Start by creating a new working directory, making it the current directory, and copying the files from \modeltech\examples\profiler into it.
- 2 Use the **vlib** command to create a **work** library in the current directory. vlib work (MENU: File > New > Library)
- **3** Use the **vmap** command to map the work library to a physical directory.

Your modelsim.ini file will be updated with this mapping.

4 Compile the lower level blocks of the design.

vcom control.vhd retrieve.vhd store.vhd





5 Compile the top-level block, testbench and configuration files. vcom ringrtl.vhd testring.vhd config_rtl.vhd

(MENU: Compile > Compile)



6 Use the vsim command to load the design configuration. vsim work.test_bench_rtl

(MENU: Simulate > Simulate)



Running the simulation

1 Turn on profiling prior to running the simulation.

profile on

(MENU: Tools > Profile > Profile On)

2 We're going to run the simulation using a DO file that reports how long the simulation takes to run. Take a look at the commands in the *timerun.do* file. The *seconds* Tcl command is used to time the simulation.

do timerun.do

Notice as the simulation runs that the status bar shows how many profile samples are being taken.

ModelSim	
File Edit View Compile Simulate	Tools Window Help
🚅 🛍 🖹 🕸 🎬 🛺 🏼	100 🕂 🚉 🚉 🗱 🤁 🔂
Workspace 🔤 🔟	
Instance Desig	# ** RXDA Mark ** at 29490600 ns Primary Chann
<mark>⊟-,,,,,</mark> test_ringbuf test_r	# # ** RXDA Mark ** at 29491400 ns Primary Chann
textio textio std_logic_arith std_lc std_logic_arith std_lc	el # Profiling paused, 1318 samples taken (92% in us er code) # 1038332630 # 13 # 0 # 13
Library sim Files	# Total Run Time 0 Minutes 13 Seconds
Now: 30 ms Delta: 4	sim:/test_ringbuf

Make a note of the run time reported in the Transcript window. We'll use it later to compare how much we've increased simulation speed. (Your times may differ from those shown here due to differing system configurations.)

3 Display the Hierarchical Profile output.

```
view_profile
```

(MENU: Tools > Profile > View hierarchical profile)

Note that two lines – *retrieve.vhd:35* and *store.vhd:43* – are taking the majority of the simulation time.

You can filter out everything below a certain percentage with the **Under %** field on the toolbar. The default value is 1%. Any usage less than 1% will not be displayed.

😌 🔚 Sample	es: 1318 🚧			🛨 Under % 1
Name	Under(%)	In(%)	%Parent	
retrieve.vhd:35	49	48		
store.vhd:43	37	37		
store.vhd:46	2	2		
control.vhd:87	1	1		
retrieve.vhd:38	1	1		

Clicking any line in the Hierarchical Profile window will open the Source window and allow you to view the relevant source code for that line. The selected line will be highlighted in the Source window as shown below. (Here, we've double-clicked *retrive.vhd:35.*)

🗈 .source - retrieve.vhd
File Edit View Tools Window
🕸 😅 🖬 🎒 👗 🛍 🛍 💭 🛤 💢 🕅 💷 💷 🖬 🛄 🔁 🔂 🗗 🗗
In # retrieve.vhd
28 BEGIN
29
30 Produces the decode logic which pointers
31 to each location of the shift register.
32 retriever : PROCESS (buffers,ramadrs((counter_size-1) downto 0))
33 BEGIN
34 for i in 0 to (buffer_size - 1) loop
35 IF (i = ramadrs((counter_size - 1) downto 0)) THEN
36 rd0a <= huffers(i);
37 END IF;
38 end loop ;
39 END PROCESS;
40
41 rxda <= rd0a and outstrobe;
Tetrieve.vhd
Ln: 35, Col: 0 read-only

Speeding up the simulation

The information provided by the Performance Analyzer can be used to speed up the simulation. Click the pathname for *retrieve.vhd:35* and *store.vhd:43* and view the source code. In both cases, the source includes a loop which could have an exit.

1 Modify the loops to include exits inside the *IF* statements, or compile the following files included for that purpose – *store_exit.vhd* and *retrieve_exit.vhd*.

vcom retrieve_exit.vhd store_exit.vhd





2 Compile the top level blocks and configuration files again to account for the lower level changes.

vcom ringrtl.vhd testring.vhd config_rtl.vhd

(MENU: Compile > Compile)



3 Reset the simulation to time zero and restart with the modified files.

restart -f

(MENU: Simulate > Run > Restart)



4 Run *timerun.do* again and note the difference in run time.

do timerun.do

Run time has been cut almost in half by inserting exits in the loops.

ModelSim	
File Edit View Compile Simulate	Tools Window Help
🚅 🛍 🖪 🖉 🖉 🗸 E	100 🕂 🚉 🚉 🐩 🔁 🔂
Workspace 🔤 🗾	
Instance Desig	# ** RXDA Mark ** at 29491400 ns Primary Chann 🔝
test_ringbuf test test_ringbuf test ing_inst ringbi textio textio textio std_logic_unsi std_k std_logic_arith std_k test test	el # Profiling paused, 740 samples taken (87% in use r code) # 1038335080 # 8 # 0 # 8 # Total Run Time 0 Minutes 8 Seconds VSIM 22>
Now: 30 ms Delta: 4	sim:/test_ringbuf

5 Take another look at the Performance Analyzer data.

view_profile

(MENU: Tools > Profile > View hierarchical profile)

A lot of time is still being spent in the loops. To further reduce simulation time, these loops can be replaced by indexing an array.

😚 🔚 Samples: 74	40 #4 0			Under % 1	-
Name	Under(%)	In(%)	%Parent		
retrieve_exit.vhd:35	45	45			
store_exit.vhd:43	31	31			
control.vhd:87	2	2			
control.vhd:98	2	2			
retrieve_exit.vhd:39	1	1			
store_exit.vhd:47	1	1			
control.vhd:114	1	1			
testring.vhd:177	1	0			
testring.vhd:98	1	1			

6 Remove the loops and add an array, or compile the following files which already contain the modifications.

vcom retrieve_array.vhd store_array.vhd

(MENU: Compile > Compile)



7 Compile the top-level blocks and configuration files again.

vcom ringrtl.vhd testring.vhd config_rtl.vhd

(MENU: Compile > Compile)



8 Restart the simulation with the modified files.

restart -f

(MENU: Simulate > Run > Restart)

9 Run *timerun.do* again and note the difference in simulation run time. Your time may differ from that shown here, but the new run should be very fast – roughly ten times faster than the original simulation time.

E

do timerun.do

ModelSim	
File Edit View Compile Simulate	: Tools Window Help
🚅 🛍 🚨 🕸 🎬 🗸 🗉	100 🕂 💷 💷 🖼 🛛 🖓 🖓
Workspace 🔤	
Instance Desig	# ** RXDA Mark ** at 29491400 ns Primary Chann
test_ringbuf test test_ring_buf test ing_inst ring_b textio textio textio std_logic_unsi std_k std_logic_arith std_k test_k test_k	el # Profiling paused, 133 samples taken (44% in use r code) # 1038335250 # 2 # 0 # 2 # 0 # 2 # Total Run Time 0 Minutes 2 Seconds VSIM 27>
Now: 30 ms Delta: 4	sim:/test_ringbuf
10 Look again at the Hierarchical Profile and you will see more lines showing.

```
view_profile
```

(MENU: Tools > Profile > View hierarchical profile)

Under % 1	%Parent	1(%)	Under(%)	😌 🔚 Samples: 133
	Ararent	In(%)		Name
		11	11	retrieve_array.vhd:35
		9	9	control.vhd:87
		8	8	control.vhd:98
%Under fi		7	7	store_array.vhd:39
/80Hdel H		1	2	testring.vhd:177
	33	0	1	Tcl_Flush
	100	1	1	Tcl_Close
	33	0	1	Tcl_DoOneEvent
	100	1	1	Tcl_WaitFor
		2	2	testring.vhd:99
		2	2	store_array.vhd:40
		1	1	testring.vhd:98
		1	1	testring.vhd:143
		1	1	control.vhd:116
		1	1	testring.vhd:96
		1	1	store_array.vhd:41
		1	1	control.vhd:68

Note: Your results may look slightly different as a result of the computer you're using and different system calls that occur during the simulation.

11 Set the Under% filter to "2" and click the Update icon. This will filter out all usage values below 2%.

😌 🔚 Samples: 133	#4			🔽 Under % 2 🛔
Name	Under(%)	In(%)	%Parent	
retrieve_array.vhd:35	11	11		
control.vhd:87	9	9		
control.vhd:98	8	8		
store_array.vhd:39	7	7		
testring.vhd:177	2	1		
testring.vhd:99	2	2		
store_array.vhd:40	2	2		

12 Use the report command to output a file with the profile data.

profile report -hierarchical -file hier.rpt -cutoff 4

This command outputs a hierarchical profile of performance data with the file name *hier.rpt*.

📔 source - hier.rpt							×
File Edit View Tools Window							
🕸 😅 🖬 🎒 👗 🖻 🛍 🗅 🖊	X• •X	it.	100 🕂 🚉	11 14 1	🕺 7+)	🔂 🗗	×
🔶 n # (:/modeltech/	examples/	profiler/hier.rpt	:			-
1 2 Hierarchical profile generated Tue Nov 26 10:29:58 2002 3 Number of samples: 133 4 Number of samples in user code: 59 (44%) 5 Cutoff percentage: 4% 6 7 Name Under(%) In(%) %Parent							
8 9 retrieve array.vhd:35	11	11					
10 control.vhd:87							
ll control.vhd:98	8	8					
12 store_array.vhd:39	7	7					
13						1	-
▲ ▶ hier.rpt				Ln: 1	3, Col: 0	• read-only	

13 Quit the simulation.

quit -f

Lesson 9 - Simulating with Code Coverage

The goals for this lesson are:

- Create a new project for code coverage
- Compile the project
- Load and run the project with code coverage
- View code coverage statistics
- Create code coverage reports
- Exclude lines and files from coverage statistics
- Merge coverage results from two simulations

ModelSim Code Coverage allows you to identify which statements and branches in your code are being executed by the testbench. Coverage data is collected on an instance by instance basis, with statement and branch executions counted for each instance. Multiple statements on a line are counted individually. Reports show the line number and character number of the last character in the statement. Conditional "if" and "case" statements are collected as branch statistics – each "hit" of a true or false condition in an if statement is counted.

Code Coverage allows you to use pragmas to turn code coverage off and on. You can merge the results of multiple tests, making it possible to use multiple test benches or multiple stimulus files. And Code Coverage is non-intrusive (instrumented code is *not* required) and only minimally impacts simulation performance (typically 5-10%).

Create a new project for code coverage

- 1 Create a new working directory, make it the current directory, and copy the files from <*install directory*>\modeltech\examples\coverage into it.
- 2 Start ModelSim and select File > New > Project to open the Create Project dialog.

Create Project	×
Project Name	
cover	
Project Location C:/Code Coverage	Browse
Default Library Nam	ne
work	
	OK Cancel

- **3** Type "cover" in the Project Name field.
- **4** Browse to the location of your current working directory.
- **5** The Default Library Name should be "work."
- 6 Select OK to create the new project, *cover.mpf*. This will open the Add items to the **Project** dialog.
- 7 Select Add Existing File and add all files from the new working directory you created in step 1 above. See "Creating a project" (T-12) in *Lesson 1* if you need a reminder on how to do this operation.

Compile the project

1 Compile the files using the **vlog** and **vcom** commands.

```
vlog Micro.v Modetwo.v Pre.v
vcom Tx.vhd Buffers.vhd Delta.vhd Fifo.vhd Fs_add.vhd Post.vhd testdel.vhd
Arb.vhd
```

(Menu: Compile > Compile All)

• Note: The "No default binding" warning messages that diplay in the Transcript window are related to the compile order of the files. These message are expected and do not affect the simulation.

Load and run the project with code coverage

1 Use the vsim -coverage command to load the design with code coverage invoked.

vsim -coverage work.test_delta

(Menu: Simulate > Simulate)



To load the design using the graphic interface (instead of using **vsim -coverage** at the command line) select **Simulate > Simulate** from the Main menu, or click the Simulate icon. Either action will open the Simulate dialog shown below.

M	Simulate				X
ſ	Design Vł	HDL) Verilog) Libra	ries) SDF) I	Options)	
	Name		Туре	Path	
	∲- <u>E</u>)	arbitrator	Entity	C:/Modeltech_5.7/examples/cove	
	¢-Ē	delta	Entity	C:/Modeltech_5.7/examples/cove	
	¢-Ē	fifocell	Entity	C:/Modeltech_5.7/examples/cove	
	¢-Ē	fs_add_mux	Entity	C:/Modeltech_5.7/examples/cove	
	-M	micro	Module	C:/Modeltech_5.7/examples/cove	
	-M	mode_two_control	Module	C:/Modeltech_5.7/examples/cove	
	¢-Ē	post_processor	Entity	C:/Modeltech_5.7/examples/cove	
	-M	pre_processor	Module	C:/Modeltech_5.7/examples/cove	
	∲- <mark>E</mark>)	test_delta	Entity	C:/Modeltech_5.7/examples/cove	-
ſ	•				
[Simula	ite		Resolution	
	work.test	delta		default 🚽 Optimiz	e
l		-			
				OK Cance	

Select the Design tab, then select the *test_delta* entity from the work library.

Select the Options tab and check **Enable source file coverage**.

📓 Simulate 📃 🗌 🗙
Design VHDL Verilog Libraries SDF Options
Enable source file coverage
Treat non-existent VHDL files opened for read as empty
Do not share file descriptors for VHDL files opened for write or append that have identical names
WLF File Assert File Browse Browse
Other options
OK Cancel

Click OK to load the design with code coverage invoked.

2 Run the simulator for 1 millisecond.

run 1 ms

(You'll see some initialization warnings in the Main window transcript due to unknown states of some instances. These will not affect the operation of the design created for this tutorial. For details on how to disable initialization warnings, see the **when** command in the Command Reference.)

View code coverage statistics

Code coverage statistics can be viewed in both the Main and Source windows.

Main window statistics

When a design is loaded with code coverage invoked, the columns shown below are added to the Files and sim tabs of the Main window Workspace. The performance of "if" and "case" conditional statements are collected as branch statistics.

Stmt Count	Stmt Hits	Stmt %	Stmt Graph	Branch Count	Branch Hits	Branch %	Branch Graph
17	17	100.000		12	12	100.000	
236	211	89.407		51	47	92.157	
1	1	100.000					
763	420	55.046		117	81	69.231	
26	25	96.154		20	19	95.000	

In addition, code coverage statistics are displayed in the following three panes of the Main window: Missed Coverage, Current Exclusions, and Instance Coverage. The Missed Coverage pane lists statements and branches that have not been executed (zero hits) according to their line numbers. The Current Exclusions pane lists user and pragma exclusions from code coverage statistics according to line number. The Instance Coverage pane lists statement and branch coverage statistics for each instance in a non-hierarchical display.

1 Select the *testdel.vhd* file in the Files tab of the Main window Workspace. This will place the missed coverage statistics for testdel.vhd in the Missed Coverage pane. Click the plus sign to expand the hierarchy as shown here.

Missed Coverage 💳		×
Missed Statements		1
🛛 🖂 🖂 🖂	hd	-1
Γ-Χ 278	for A in 255 downto 0 loop	
−X 279	READLINE (F,L);	
X 280) READ (L, FIFO_DATA_FROM_FILE(A));	
X 281	. IC_FIFO_DATA(A) <= FIFO_DATA_FROM_FILE(A)	
<mark> </mark>	end loop;	
	end process;	
⊢Х зоа	TXD_FILE <= 'l';	
⊢Х зэе	wait;	-
•	•	
Statement Branch		

The Missed Coverage pane includes coverage information for both missed statements and missed branches. Select the Branch tab to display missed branches.

- 2 Select any statement or branch in the Missed Coverage pane to display that item in the Source window.
- **3** Right-click any statement or branch in the Missed Coverage pane to open the Exclude Selection button, which allows you to exclude your selection from the code coverage statistics. If you choose to exclude a line, you will see that line displayed in the Current Exclusions pane.
- 4 The Current Exclusions pane displays all user and pragma exclusions for the design. Click the plus and minus boxes to expand and contract the displayed hierarchy.

Current Exclusions	۲
⊟-, 🖓 Micro.v (pragma)	
👍 Lines : 116-132	L
모-城 Delta.vhd (pragma)	L
由 Lines : 701-814	L
드-城) testdel.vhd (pragma)	L
Lines : 1194-1274	L
Line : 1194	L
— Line : 1195	L
Line : 1196	L
Line : 1197	L
_ Line : 1198	
Line : 1199	

Right-click any item in the Current Exclusions pane to open a context menu. With this menu you can cancel the exclusion of the selected (non-pragma) item, load or save an exclusion file, and hide or show pragma exclusions.

5 The Instance Coverage pane displays statement and branch coverage statistics for each instance in a flat, non-hierarchical view. Select any instance in the Instance Coverage pane to see its source code displayed in the Source window.

Instance Coverage ====						×
Instance	Design Unit	Design Unit Type	Stmt Count	Stmt Hits	Stmt %	Stmt Graph 🛛 📩
📔 🎱 /test_delta/chi r	mode_two	Module	30	30	100	
📔 🕘 /test_delta/chi p	pre_processor	Module	784	616	78	
📔 🕘 /test_delta/chi r	micro	Module	26	25	96	
📕 🗾 /test_delta 🛛 t	test_delta(rtl1)	Architecture	763	420	55	
📔 🗾 /test_delta/chip (delta(rtl)	Architecture	57	55	96	
📔 🛛 🗾 /test_delta/chi t	tx_process(rtl)	Architecture	520	415	79	
📔 🛛 🗾 /test_delta/chi p	post_proce	Architecture	203	190	93	
📔 🛛 🗾 /test_delta/chi a	arbitrator(rtl)	Architecture	236	211	89	
📔 🛛 🗾 /test_delta/chi f	fs_add_mux	Architecture	4	4	100	
📔 🛛 🗾 /test_delta/chi f	fifocell(rtl)	Architecture	17	17	100	
📔 📑 /test delta/chi f	fifocell(rtl)	Architecture	17	17	100	
•						▶

6 Right-click any item in the Instance Coverage pane to open a context menu. This menu allows you to create coverage reports, set a display filter, or clear code coverage data for every item in the design.

Source window statistics

Code coverage statistics are displayed in the Source window when coverage is invoked.

You can view the source code for specific modules or entities by double-clicking an item in the Files or sim tab of the Main window Workspace, or by selecting any item in the Missed Coverage or Instance Coverage panes.

1 In the Files tab of the Main window Workspace, double-click the *testdel.vhd* file to open it in the Source window.

📑 source - testdel.vh	d 🔤 🗖 🗖	×
File Edit View Tools	Window	
🕸 🚔 🖬 🎒 🐰	🖻 🛍 💭 🛤 🔀 🛛 📑 📃 100 🛨 🚉 🖺 😫 🔀 🛛 🔂 🔂	×
Hits BC 🔶 In #	C:/Code Coverage/testdel.vhd	
33	architecture RTL1 of TEST_DELTA is	
34	_	
35	************************************	
36	***********************************	
37	************************************	
38	component DELTA	
39	<pre>port (RESET: in STD_LOGIC;</pre>	
40	CLOCK: in STD_LOGIC;	
41	ADDRESS: in STD_LOGIC_VECTOR(3 downto 0);	
42	PDATA: inout STD_LOGIC_VECTOR(7 downto 0);	
43	RDB: in STD LOGIC;	-
▲ Lestdel.vhd		
	Ln: 33, Col: 0 read-only	11.

2 To go directly to a line of code that contains a statement that has not executed, click the plus sign next to the *testdel.vhd* file name in the Missed Coverage pane (with the Statement tab selected) and select line 286.

Missed Coverage	:	×
Missed Statemer	ts 🗖	
🕞 🧓 testde	1.vhd	
−X ÷	278 for A in 255 downto 0 loop	
-X ≉	279 READLINE (F,L);	
−X ÷	280 READ (L, FIFO_DATA_FROM_FIL	
−X ÷	281 IC_FIFO_DATA(A) <= FIFO_DAT	
−X ÷	282 end loop;	
	286 end process;	
	308 TXD_FILE <= '1';	
		-
Statement Brar	ich	



The Source window now displays line 286 highlighted in yellow, as shown below.

A red X in the Hits column indicates that a statement in that line has not been executed (zero hits). A green E in the hits column indicates a line that has been excluded from code coverage statistics. A red X_T or X_F in the BC (Branch Coverage) column indicates that a true or false branch (respectively) of a conditional statement has not been executed. Lines that contain unexecuted statements and branches are highlighted in pink.

3 Hover the mouse cursor over the code for line 295 as we've done below. You will see the checkmark in the Hits column and the X_F in the BC column change to numbers – indicating the number of times the statements and branches in that line were executed.

5	ource	- tes	tdel.vh	d		_ 🗆 🗙
File	Edit	View	Tools	Windo	9W	
٩	🖻		\$ <mark>%</mark>		🖹 🗘 🛤 🔀 🕅 🕺 👫 📃 100 🛨 🚉 🚉 🛃 🔁 🔂 🗋	×
Hits		BC		ln #	C:/CodeCoverage/testdel.vhd	<u> </u>
				285	wait;	
X					end process;	
				287		
					Transmit data input	
					LOAD_DATA: process	
✓					file F:TEXT is in "transmit_data";	
				291	variable L: LINE ;	
				292	<pre>variable tempstore : STD_LOGIC_VECTOR(7 downto 0);</pre>	
				293	begin	
✓	-			294	<pre>wait until FALLING_EDGE (TXC);</pre>	
123	3 12	23t C	f	295		
∣ √		v		296	if TXCOUNTER 😽 7 then	
∣ √	-			297	TXCOUNTER <= 0 ;	
✓			(_F	298	if not ENDFILE (F) then	-
	testde	l.vhd				
					Ln: 286 Col: 0 Read	By inst //.

The BC column displays the number of hits of both true and false conditions. In this case the true branch was executed 375 times and the false branch was not executed.

Open the Source window's View menu and select Show coverage numbers. The Hits 4 and BC columns will display execution counts instead of checkmarks and X's.

50	urce - test	del.vhd		_ 🗆 🗙
File I	Edit View	Tools Wir	ndow	
۵ 🍪	ž 🛛 🖨	🐰 🖻	🛍 💭 🚧 💢 🕅 📑 🔲 100 🗄 🚉 🚉 💐 🔁 🔂 🚹	×
Hits	BC	🔶 In:	# C:/CodeCoverage/testdel.vhd	
1		28	5 wait;	
0		28	6 end process;	
		28	7	
L		28	8 Transmit data input	
		28	9 LOAD_DATA: process	
1		29	0 file F:TEXT is in "transmit_data";	
		29	l variable L: LINE ;	
		29	<pre>2 variable tempstore : STD_LOGIC_VECTOR(7 downto 0);</pre>	
		29	3 begin	
124		29	<pre>94 wait until FALLING_EDGE (TXC);</pre>	
123	123t 0:	f 29	5 if TXDATA_S = TRUE then	
123	15t 108:	f 29	6 if TXCOUNTER = 7 then	
15		29	7 TXCOUNTER <= 0 ;	
15	15t 0:	£ 29	8 if not ENDFILE (F) then	-
ALL DE	astdal ubd 🛙			

Create code coverage reports

ModelSim allows you to create code coverage reports using the graphic interface or by entering commands at the command line.

Coverage reporting with the graphic interface

You use the Coverage Report dialogto create coverage reports via the graphic interface. This dialog can be opened with any of the following three methods: 1) select **Tools** > **Coverage** > **Reports** from the Main window menu; 2) right-click any item in the Workspace of the Main window and select **Coverage** > **Coverage Reports** from the context menu (and submenu); 3)right-click any item in the Instance Coverage pane and select **Coverage reports** from the context menu.

🙀 Coverage Report	
 Report on all instances Report on a specific instance Instance Name sim:/test_de Report on a source file File Name C:/Code Corr 	verage/Pre.v Browse
 No Filtering Filter Above Percent Filter Below Percent Percent 75 	Other Options Zero Coverage Only Include Line Details Include Coverage Totals
report.txt	Browse
	OK Cancel

- 1 Select Tools > Coverage > Reports from the Main window menu.
- 2 Select Report on all instances and No Filtering. Leave the Other Options unselected.

3 Use the default report pathname, *report.txt*, or assign a new one; then click OK. This will create a report that will be displayed in Notepad as a text file.

👸 Notepad				
File Edit Window				
📓 report.txt				
# Coverage Report Summary Data by Instance	2			
‡ Inst	DU	Stmts	Hits	*
ŧ				
/test_delta/chip/control_126k_inst	mode_two_control	30	30	100.0
/test_delta/chip/preproc_inst	pre_processor	784	616	78.6
/test_delta/chip/control_inst	micro	26	25	96.2
/test_delta	test_delta	763	420	55.0
/test_delta/chip	delta	57	55	96.5
/test_delta/chip/txproc_inst	tx_process	520	415	79.8
/test_delta/chip/postproc_inst	post_processor	203	190	93.6
/test_delta/chip/fsarb_inst	arbitrator	236	211	89.4
/test_delta/chip/fsaddmux_inst	fs_add_mux	4	4	100.0
<pre>/test_delta/chip/gener_txfifo0/celltx</pre>	fifocell	17	17	100.0
/test_delta/chip/gener_txfifol/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo2/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo3/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo4/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo5/celltx		17	17	100.0
/test_delta/chip/gener_txfifo6/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo7/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo8/celltx	fifocell	17	17	100.0
/test_delta/chip/gener_txfifo9/celltx	fifocell	17	17	100.0

- 4 Close Notepad.
- 5 Select Tools > Coverage > Reports again from the main menu.
- 6 Select Report on a specific instance.
- 7 In the Instance Name field enter "sim:/test_delta" (without quotes) or browse to select it.
- 8 Select No Filtering and the Include Line Details option.

9 Enter a new report pathname. ModelSim will create the report and display it in Notepad as shown below.

```
M Notepad
File Edit Window
🛱 report.txt
# Coverage Report for instance sim:/test_delta with line data
    Inst DU Stmts Hits % Branches Hits
                                                                                   ą
f
f#
    ____
                   ____
                                 _____ ____
                                                           ----- ---- ---
  /test_delta test_delta 763 420 55.0
                                                                117 81 69.
f
       Line Stmt Count
#
                  ____
       ____
                              ____
f
  File C:/CodeCoverage/testdel.vhd
      190
              1
                               1

        210
        1

        211
        1

        212
        1

        213
        1

      210
                  1
                                 1
                                 1
                                 1
                                 1
      214
                   1
                                 1
[lines 215 through 1172 removed for this illustration]
#
#
    Branch Coverage for instance /test_delta --
#
#
       Line
                  Stmt
                              False
                                            True
f
       ____
                  ____
                               ____
                                             ____
  File C:/CodeCoverage/testdel.vhd
      277 0 IF: 1 of 2 = 50.0%
277 1 0 1

    1
    0
    1

    0
    IF:
    1
    of
    2

    1
    123
    0

    0
    IF:
    2
    of

    2
    of
    2
    =

    1
    15
    108

      295
      295
      296
      296
                                15
                                            108
                   1
```

Experiment with the other code coverage reports and filters available with the Coverage Report dialog.

Coverage reporting at the command line

ModelSim gives you the ability to create reports from the command line using the **coverage report** command.

1 To save a summary of the code coverage statistics by source file, enter the following command at the command line:

coverage report -file cover.dat

2 Open the file *cover.dat* to see how the data is stored. The **notepad** command works well for getting a quick view of text files.

notepad cover.dat

File Edit Window						
📓 cover.dat						_ 8 >
# Coverage Report Summary Data b	-					
≇ File	Stmts	Hits	÷	Branches	Hits	ş
# C:/CodeCoverage/Arb.vhd	236	211	89.4	51	47	92.2
	236	1	100.0	51	4/ 0	0.0
C:/CodeCoverage/Buffers.vhd C:/CodeCoverage/Delta.vhd	55	55	100.0	0	0	0.0
C:/CodeCoverage/Fifo.vhd	17	33 17	100.0	12	12	100.0
C:/CodeCoverage/Fs add.vhd	4	4	100.0	2	2	100.0
C:/CodeCoverage/Micro.v	26	25	96.2	20	19	95.0
C:/CodeCoverage/Micro.v C:/CodeCoverage/Modetwo.v	30	23 30	100.0	18	19	100.0
C:/CodeCoverage/Post.vhd	203	190	93.6	149	138	92.6
C:/CodeCoverage/Pre.v	203 779	615	78.9	578	422	73.0
C:/CodeCoverage/Tx.vhd	520	415	79.8	324	230	71.0
C:/CodeCoverage/testdel.vhd	520 763	415	79.0 55.0	117	230	69.2

See the **coverage report** command in the *ModelSim Command Reference* for complete details on creating reports at the command line.

Exclude lines and files from coverage statistics

ModelSim allows you to exclude lines and files from code coverage statistics using the graphic interface, the **coverage exclude** command, or by setting pragmas in the code.

Using the graphic interface

- 1 If it is not already selected, select the Files tab in the Main window workspace.
- 2 Right-click the Modetwo.v file and select Coverage > Exclude Selected File. Modetwo.v will appear in the Current Exclusions pane.

You can also exclude lines from coverage statistics using the Missed Coverage pane.

Current Exclusions
⊟– 🔂 Modetwo.v
Line : all
E → 🔁 Micro.v (pragma)
🕀 🛺 Delta.vhd (pragma)

- **3** Select the *Arb.vhd* file from the Files tab of the Main window Workspace. This will make *Arb.vhd* appear in the Missed Coverage pane.
- 4 From the Statement tab of the Missed Coverage pane click on the plus sign associated with *Arb.vhd* to show all statements that have not executed.
- 5 Right-click line 226 to select it and bring up the **Exclude Selection** button.

6 Click the Exclude Selection

button. The Arb.vhd file will appear in the Current Exclusions pane as shown here.

To cancel an exclusion from the graphic interface, right click any item or items (except pragma exclusions) in



the Current Exclusions pane and select **Cancel Selected Exclusions** from the context menu.

Using the coverage exclude command

The **coverage exclude** command loads an exclusion filter file. Exclusion filter files specify files and line numbers that you wish to exclude from Code Coverage statistics. The proper syntax for using the **coverage exclude** command is:

coverage exclude <filename>

where <filename> is the name of the exclusion filter you wish to load. Excluded files will appear in the Current Exclusions pane.

Setting pragmas in the source code

ModelSim supports the use of source code pragmas to turn coverage off and on. In Verilog the pragmas are:

```
// coverage off
// coverage on
```

In VHDL, the pragmas are:

```
-- coverage off
-- coverage on
```

For this example we'll arbitrarily exclude lines 709 through 791 from the *Pre.v* Verilog file. Before we exclude these lines, make note of the statement and branch counts, hits and percent coverage for the *Pre.v* file in the Files tab of the Main window Workspace. (Our run produced the following: Stmt Count = 779, Stmt Hits = 615, Stmt % = 78.947, Branch Count = 578, Branch Hits = 422, Branch % = 73.010)

- 1 Double-click the *Pre.v* file in the Main window workspace to open it in the Source window.
- 2 Make the file writable by selecting Edit > read only (Source window).
- **3** We'll arbitrarily exclude the first test of the *octet* counter from coverage statistics. Scroll to line 709 and select it. Then type the *coverage off* pragma:

// coverage off

4 Scroll to line 791 and type in the *coverage on* pragma:

// coverage on

Save the changes by selecting **File > Save** or by clicking the Save Source File icon.



5 In the Main window, click the Compile All icon.



(Menu: Compile > Compile All)

6 Use the **restart -f** command at the command line of the Main window transcript to clear the coverage information and restart the simulation.



The pragma exclusion in *Pre.v* will appear in the Current Exclusions window, as shown here. (Lines 712-788 include all executable lines between the coverage off and coverage on commands at lines 709 and 791, respectively.)

7 Rerun the simulation for 1ms to see the difference in code coverage statistics.

run 1 ms

(Our run produced the following: Stmt Count =

740, Stmt Hits = 598, Stmt % = 80.811, Branch Count = 542, Branch Hits = 407, Branch % = 75.092)

Merge coverage results from two simulations

You can merge code coverage results from multiple simulations making it possible to run multiple tests on a design, then assess coverage across all tests. In this exercise, we'll change the stimulus of the testbench, resimulate, and then append the coverage statistics from our previous analysis to the new analysis.

We've already created a summary report of the coverage data by source file in the cover.dat file shown here.

ile Edit Window						
cover.dat						_ 8
Coverage Report Summary Data b	y file					
File	Stmts	Hits	\$	Branches	Hits	\$
C:/CodeCoverage/Arb.vhd	236	211	89.4	51	47	92.2
C:/CodeCoverage/Buffers.vhd	1	1	100.0	0	0	0.0
C:/CodeCoverage/Delta.vhd	55	55	100.0	0	0	0.0
C:/CodeCoverage/Fifo.vhd	17	17	100.0	12	12	100.0
C:/CodeCoverage/Fs add.vhd	4	4	100.0	2	2	100.0
C:/CodeCoverage/Micro.v	26	25	96.2	20	19	95.0
C:/CodeCoverage/Modetwo.v	30	30	100.0	18	18	100.0
C:/CodeCoverage/Post.vhd	203	190	93.6	149	138	92.6
C:/CodeCoverage/Pre.v	779	615	78.9	578	422	73.0
C:/CodeCoverage/Tx.vhd	520	415	79.8	324	230	71.0
C:/CodeCoverage/testdel.vhd	763	420	55.0	117	81	69.2

1 We'll begin by quitting the previous simulation.

quit -sim

- 2 Now, change the stimulus by editing the testbench, *testdel.vhd*. (This file should already be open in the Source window.)
- **3** Open the Source window's **Edit** menu and uncheck the **read only** selection. This allows the *testdel.vhd* file to be edited and saved.
- **4** Scroll to line 190. It should read:

file F:TEXT is in "delta_setup";

5 Change the stimulus from "delta_setup" to "delta_setup2" and save the file.



6 In the Main window, select the Compile All button.

(Menu: Compile > Compile All)



7 Load the simulation with coverage invoked. vsim -coverage work.test_delta

8 Run the simulator for 1milliseconds as before.

run 1 ms

9 Create a summary report of source file coverage.

```
coverage report -file cover2.dat
```

10 View the summary report and notice the difference in the Hits and % columns between this run and the previous. For example, the number of statement Hits for the *Arb.vhd* file is 55. In the previous simulation it was 211.

notepad cover2.dat

File Edit Window						
📓 cover2.dat						
: Coverage Report Summary Data b	y file					
f File	Stmts	Hits	÷	Branches	Hits	÷
f						
C:/CodeCoverage/Arb.vhd	236	55	23.3	51	17	33.3
C:/CodeCoverage/Buffers.vhd	l	1	100.0	0	0	0.0
C:/CodeCoverage/Delta.vhd	55	55	100.0	0	0	0.0
C:/CodeCoverage/Fifo.vhd	17	9	52.9	12	з	25.0
C:/CodeCoverage/Fs_add.vhd	4	4	100.0	2	2	100.0
C:/CodeCoverage/Micro.v	26	21	80.8	20	14	70.0
C:/CodeCoverage/Modetwo.v	30	30	100.0	18	18	100.0
C:/CodeCoverage/Post.vhd	203	200	98.5	149	147	98.7
C:/CodeCoverage/Pre.v	740	548	74.1	542	361	66.6
C:/CodeCoverage/Tx.vhd	520	406	78.1	324	218	67.3
C:/CodeCoverage/testdel.vhd	763	325	42.6	117	19	16.2

11 Save the coverage data of this second run using the **Tools** > **Coverage** > **Save** selection in the Main window menu. Name the file *second.cov*.

coverage save second.cov

12 Now quit the simulation.

quit -sim

13 Go back to line 190 of the *testdel.vhd* file in the Source window and change "delta_setup2" back to "delta_setup" and save the file.



14 In the Main window, select the Compile All button.



15 Load the design with code coverage invoked.

```
vsim -coverage work.test_delta
```

16 Before running the simulation, reload the coverage data in the *second.cov* file. Use the **Tools > Coverage > Merge** selection from the Main menu or the following command.

coverage reload second.cov

17 Run the simulation for 1 ms.

run 1 ms

18 Now create a new report that will show the merged coverage.

coverage report -file coverage_merged.rpt

19 Finally, view the new report.

notepad coverage_merged.rpt

Notice that coverage percentages have increased for *Pre.v*, *Tx.vhd* and *testdel.vhd* when compared to the previous simulation runs.

ile Edit Window						
coverage_merged.rpt						
Coverage Report Summary Data by	file					
\$ File	Stmts	Hits	÷	Branches	Hits	÷
¥						
C:/Code Coverage/Arb.vhd	236	211	89.4	51	47	92.2
C:/Code Coverage/Buffers.vhd	1	1	100.0	0	0	0.0
C:/Code Coverage/Delta.vhd	55	55	100.0	0	0	0.0
C:/Code Coverage/Fifo.vhd	17	17	100.0	12	12	100.0
C:/Code Coverage/Fs add.vhd	4	4	100.0	2	2	100.0
C:/Code Coverage/Micro.v	26	25	96.2	20	19	95.0
C:/Code Coverage/Modetwo.v	30	30	100.0	18	18	100.0
C:/Code Coverage/Post.vhd	203	200	98.5	149	147	98.7
C:/Code Coverage/Pre.v	740	603	81.5	542	413	76.2
C:/Code Coverage/Tx.vhd	528	434	82.2	324	239	73.8
C:/Code Coverage/testdel.vhd	803	585	72.9	117	87	74.4

The goals for this lesson are:

- Compare two simulations using the Comparison Wizard
 - View comparison results and timing difference markers in the Wave window
- Use compare icons to jump to "previous" and "next" difference markers
- View comparison results in the List window
- Set an edge tolerance

Waveform Comparison computes timing differences between test signals and reference signals. In this exercise we're going to run and save the mixedHDL simulation, edit one of the source files, run the simulation again, and finally compare the two runs.

The general procedure for comparing waveforms has four main steps:

- 1 Selecting the simulations or datasets to compare
- 2 Specifying the signals or regions to compare
- **3** Running the comparison
- 4 Viewing the comparison results

Creating the reference dataset

We'll start by running a simulation and saving it to a dataset. This dataset will become the reference dataset when we set up the comparison.

1 Start by creating a new directory for this exercise. Create the directory and copy all of the files from \<*install_dir*>\modeltech\examples\mixedHDL to the new directory.

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by selecting the **File > Change Directory** command from the ModelSim Main window.

2 At the ModelSim prompt in the Transcript pane, run the compare.do DO file.

This DO file does the following:

- Creates and maps the work library
- Compiles the Verilog and VHDL files
- Runs the simulation and saves the results to a dataset named "gold.wlf"

Feel free to open the DO file and take a look at its contents.

Editing a source file and re-running the simulation

In the last step, we ran the default mixed HDL simulation and saved it to the *gold.wlf* dataset. Now we'll edit one of the source files and re-run the simulation.

- 1 Edit the *proc.v* file by opening it in the Source window. Make sure the **Edit > read** only flag isn't selected.
- **2** Scroll down and un-comment the read cycle on line 78. Your source file should look like the following:



3 Save the file in the Source window.

(MENU: File > Save)



4 Re-compile the *proc.v* file.(PROMPT: vlog proc.v)

(Main MENU: Compile > Compile)



ModelSim SE Tutorial

Load the top design unit.(PROMPT: vsim work.top)





6 Add the waves to the Wave window and run the simulation.

```
add wave *
run -all
```

Comparing the simulation runs

ModelSim includes a Comparison Wizard that walks you through the steps of setting up a waveform comparison. You can also do it manually with menu or command line commands.

- 1 Select Tools > Waveform Compare > Comparison Wizard from the Wave or Main window.
- 2 Click the browse button and select *gold.wlf* as the Reference Dataset. Recall that this dataset is from the first simulation run prior to adding the 10 time unit delay.

🙀 Comparison Wizard	
The first step in creating a comparison is to open the reference and test datasets (.wlf files). Either dataset can be a saved .wlf file or a dataset that is already opened. Use the Browse buttons to browse for a saved dataset, or click the down arrow to select a file from the dataset selection history.	Reference Dataset gold.wlf Test Dataset Image: Specify Dataset Image: Specify Dataset Image: Specify Dataset
	< Previous Next > Cancel

Leave the Test Dataset set to Use Current Simulation, and then click Next.



3 Select **Compare All Signals** in the second dialog, and then click Next.

4 In the next three dialogs, click Next, Compute Differences Now, and Finish, respectively.

Viewing and saving the comparison data

wave - default File Edit View Insert Fo	rmat Tools Window	N				<u>_ 0 ×</u>
≥	M 🔉 🗡 🕒	1 🦹 🖪	Q Q Q		1 1 1 1)+]4 +
 sim:/top/clk sim:/top/prw sim:/top/prdy sim:/top/prdy sim:/top/paddr sim:/top/paddr sim:/top/srw sim:/top/srtb sim:/top/srdy sim:/top/srdy sim:/top/sdata sim:/top/sdata sim:/top/sdata compare:/top/clk<> compare:/top/prddt compare:/top/strb 	1 1 1 0 000000000000000000000000000	00001001				
Now	3620 ns	2800	3 us	3200	3400	3600
Cursor 1	0 ns		SUS	3200	3400	3000
		Z				
2670 ns to 3670 ns						

ModelSim performs the comparison and displays the compared signals in the Wave window.

The Compare tab in the Main window shows the region that was compared, and the transcript area shows the number of differences found between the timing of the Reference and Test datasets.

ModelSim	
File Edit View Compile Simulate Tools Windo	ow Help
😅 🛍 🖹 🆃 🎬 🕵 📑 🦳 100 🛨	4 Et Et 🕱 (7) (7)
Workspace 🔤	
Instance Design Unit Design Unit	compare start gold sim compare options -track compare add -recursive -all -wave * # Created 11 comparisons. compare run # Computing waveform differences from time 0 n s to 2820 ns # Found 61 differences. VSIM 22> wm title . "ModelSim"
Library sim Files gold compare	VSIM 23>
gold	1:/top//

In the Wave window, a signal that contains timing differences between the two simulations is denoted by a red X over its yellow triangle. Red difference markers in the waveform display area show the location of the timing differences on the waveforms, as do the red lines in the horizontal scrollbar at the bottom of the window.



compare data

Hover your mouse pointer over a difference marker to display a popup containing data about that timing difference. Also note that when you place a waveform cursor over a difference, the values column displays the text "diff."

Compare icons

The Wave window includes six waveform comparison icons that let you quickly jump between differences. From left to right, the icons do the following: find first difference, find previous annotated difference, find previous difference, find next difference, find next annotated difference, find last difference. Use these icons to move the selected cursor.



The next and previous buttons cycle through differences on all signals. To view differences for just the selected signal, use <tab> and <shift> - <tab>.

Saving the comparison

You can save the comparison for later viewing, either in a text file or in files that can be reloaded into ModelSim.

To save the difference information to a text file, select **Tools > Waveform Compare > Differences > Write Report**.

To save the comparison so it can be reloaded into ModelSim, you must save two files. Select **Tools > Waveform Compare > Differences > Save** to save the computed differences. Next, select **Tools > Waveform Compare > Rules > Save** to save the comparison configuration rules. To reload the comparison later, you would start a comparison and then use the **Tools > Waveform Compare > Reload** command.

Viewing comparison results in the List window

You can also view the results of your waveform comparison in the List window.

- 1 Select **View > List** to open the List window.
- **2** Drag the region from the Compare tab in the Main window to the List window. This will load the compared signals into the List window. Scroll down the window, and you'll see differences shown in yellow.

🔛 list			
File Edit View Tools Window			
delta-↓ compare	<pre>are:/top/\prw<>prw\</pre>	cor	
2700 +0 2705 +0 2720 +0 2740 +0 2745 +0 2755 +0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	22222	
2760 +0 2780 +0 2785 +0 2800 +0 2820 +0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	22222 22222 000000 000000 000000 •	

difference markers

Specifying tolerances

There may be times you want to allow for leading or trailing tolerances in the test dataset signals. You can do this easily by modifying the signal properties of a comparison object in the Wave window.

1 Click the Find Next Difference icon until you can see the differences at 2025 ns.





2 Select "compare:/top/\prw<>prw\" in the signals list and then right-click to open the Signal Properties dialog. Select the Compare tab.

Wave Signal Properties	×		
Signal: compare:/top/\prw<>prw\			
View Format Compare			
Clocked Comparison			
	w Clocks		
Continuous Comparison			
Leading Tolerance	Trailing Tolerance		
0 ns 🔽			
Specify When Expression			
	Builder		
1			
	OK Cancel Apply		

(MENU: View > Signal Properties)

Recall that we delayed the read cycle in proc.v by 10 time units. Therefore, if we specify a trailing tolerance of 10 ns, the differences on the comparison object should disappear.

- **3** Specify 10 ns for the Trailing Tolerance and then click OK.
- **4** Rerun the comparison.

(MENU: Tools > Waveform Compare > Run Comparison)



5 Notice that the difference markers have disappeared for the */top/prw* comparison object.

6 Quit the simulator.

quit -f
Lesson 11 - Debugging with the Dataflow window

The goals for this lesson are:

- Log signals so you have information necessary for debugging
- Explore the connectivity of your design
- Trace an event
- Trace an X (unknown) value
- Jump to the source of an unknown
- View hierarchy in the Dataflow window
- Zoom and pan the Dataflow window

The Dataflow window allows you trace VHDL signals or Verilog nets and registers through your design.

Compiling and loading the design

We'll start by compiling and loading a mixed design that we'll use for subsequent examples.

- 1 Create a new working directory, make it the current directory, and then copy the files from \modeltech\examples\mixedHDL into it.
- 2 Use the vlib command to create a work library in the current directory.

vlib work
(MENU: File > New > Library)

3 Use the **vmap** command to map the work library to a physical directory. Your *modelsim.ini* file will be updated with this mapping.

vmap work work

4 Compile the Verilog files.

vlog cache.v memory.v proc.v





5 Compile the VHDL files.

vcom util.vhd set.vhd top.vhd

(MENU: Compile > Compile)



6 Load the top level of the design.

vsim top

(MENU: Simulate > Simulate)



- 7 Log all signals in the design so we have all information for debugging.
 log -r /*
- 8 Run the design for 500 ns.

run 500 ns

Exploring connectivity

A primary use of the Dataflow window is exploring the "physical" connectivity of your design. You do this by expanding the view from process to process. This allows you to see the drivers/receivers of a particular signal, net, or register.

- **1** Select *p proc* in the sim tab of the Main window.
- **2** Open the Signals and Dataflow windows.

view si d (MENU: View > Signals, View > Dataflow)

3 Drag signal *strb* from the Signals window to the Dataflow window.

🚟 da	taflo	w																					_ □	×
File	Edit	View	Navi	gate	٦	race	To	ols	Win	dow														
9		Ē.	\$		<u>%</u>		ß	Ω	:^>	M		~	€.	<u>_</u>	⊁	З ⊷	ЭЄ	۶		ø	Ð	0	0	
Θ	۹	D																						
																								-
								<i>م</i> بد.	0010	SK LI JA	-													
								## (SSIC St1		7#1		St1	1		1	_St1							
						s	trb_r	Ċ	fstrt)														
																								•
<u> </u>																							•]
Ex	tende	d mo	de er	nabl	ed			Ke	ep		1						/toj	p/p/	str	0				1.

4 Double click the net that is highlighted in red. The view expands to display the processes that are connected to *strb*.

🚟 dataflow	
File Edit View Navigate Trace Tools Window	
(€
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•
Extended mode enabled Keep 1 /top/p/strb	1.

5 Select signal *test* on process *#NAND#24* and expand the view to show its drivers.

(MENU: Navigate > Expand net to drivers)



Notice that after the display expands, the signal line for *strb* is highlighted in green. This highlighting lets you know the path you have traversed in the design.

6 Select signal *oen* on process #ALWAYS#144, and expand the view to show its readers.

(MENU: Navigate > Expand net to readers)



7 Continue exploring if you wish. When you are done, clear the Dataflow window before moving on to the next exercise.

(MENU: Edit > Erase all)



Tracing events

Another useful debugging feature is tracing events that contribute to an unexpected output value. Using the Dataflow window's embedded wave viewer, you can trace backward from a transition to see which process or signal is causing the unexpected output.

- **1** If you didn't do so in the last exercise, clear the Dataflow window.
- 2 Select *p proc* in the sim tab of the Main window, and then drag signal *t_out* from the Signals window into the Dataflow window.
- **3** Open the embedded wave viewer and increase the size of the window.

(MENU: View > Show Wave)



🚾 dataflow
File Edit View Navigate Trace Tools Window
🕘 💽 🚭 ¾ 🖻 🛍 Ω ∴ 🛤 🗜 🛃 🧏 🔆 升 升 升 🗲 🗲 🖅 🖅 🧔 🍳
StXtest_#NAND#24
St <u>stn</u> ot <u>outStX</u>
📁 🖬 🚳 👗 🖻 🛍 🛤 📐 🎽 🛨 💽 🖳 🍳 🍳 🌉 📑 🎫 💷
₩ 3+
500 ns) 200 400 600 800 1
0 ns 0 ns
Extended mode enabled Keep 1 /top/p/t_out

4 Select process *#NAND#24* in the dataflow pane. Notice that all input and output signals of the process are displayed automatically in the wave viewer.



5 Set a time cursor in the wave viewer at the last transition of signal *t_out* (465 ns). See "Making cursor measurements" (T-59) for more information on setting cursors.

6 To trace to the first contributing event, select **Trace > Trace next event**.



A new cursor is added to the wave viewer marking the last event, the transition of the strobe to 0, which caused the output of 0 on t_out .

😅 🖬 🎒 🐰 🖻 🛍 (🎉 3+	Ħ _\ X ' + + ▼ ♥, ♀, ♥, = = = = = = =
/top/p/strb Outputs: Outputs: /top/p/t_out	
500 ns 465 ns	200 400 600 800 1 40 ns <mark>465 ns</mark>
425 ns	425 ns
Extended mode enabled	Keep 1 /top/p/#NAND#24

7 Trace the next event two more times and then select **Trace > Trace event set**.



The dataflow pane sprouts to the preceding process and shows the input driver of signal *strb*. Notice too that the wave viewer now shows the input and output signals of the newly selected process.

📲 dataflow
File Edit View Navigate Trace Tools Window
🚭 🔨 🔄 🕂 🖺 🛍 Ω ∴ 🛤 🗜 🛃 🧏 Ӿ Ӿ Ӿ € ៩/ 🕫 🐼 🔍
$\begin{array}{c c} & \text{ASSIGN#17#1} & \text{StX}_{test} \# \text{NAND#24} \\ \hline & \text{St0} & \text{St0}_{strb} & \text{st0}_{strb} \\ \hline & \text{St0}_{tot} & \text{St0}_{tot} & \text{St0}_{strb} \\ \hline & \text{St0}_{tot} & 0 & 0 \\ \hline & \text{St0}_{tot} & 0 \\ \hline & $
22 - 23 3 - 13 - 14 15 × 1 - 1 1 - 1 - 1 1 - 1 - 1 - 1 - 1 -
Inputs:
500 ns
225 ns 0 ns 22 <mark>5 ns</mark>
225 ns 225 ns
Extended mode enabled Keep 1 /top/p/#ASSIGN#17#1

You can continue tracing events through the design in this manner: select **Trace next** event until you get to a transition of interest in the wave viewer, and then select **Trace** event set to update the dataflow pane.

8 Clear the Dataflow window before moving on to the next exercise. Also, close the wave viewer pane.

(MENU: View > Show Wave)



Tracing an 'X' (unknown)

The Dataflow window lets you easily track an unknown value (X) as it propagates through the design. The Dataflow window is linked to the stand-alone Wave window, so you can view signals in the Wave window and then use the Dataflow window to track the source of a problem. As you traverse your design in the Dataflow window, appropriate signals will be added automatically to the Wave window.

1 Open the Wave window and add a signal.

view wave
add wave /top/p/t_out

(MENU: View > Wave)

(GUI: Open Signals window and drag signal to Wave window)

Note that t_{out} goes to an unknown state (StX) at time 0 and continues transitioning to StX throughout the run. The red color of the waveform indicates an unknown value.





2 Drag *t_out* from the Wave window to the Dataflow window.

As previously mentioned the Wave and Dataflow windows are designed to work together. Try moving the cursor in the Wave window (see "Making cursor measurements" (T-59) for details), and you'll see that the value of t_out changes in the Dataflow window. We'll look at other links between the windows as we work through the tutorial.

3 Move the Wave window cursor back to a time when t_out is unknown. Then, with t_out selected in the Dataflow window, trace the unknown.





= wave - default		
File Edit View Insert Fo	rmat Tools Window	
😅 🖬 🚑 👗 🖻 🛍 3+	, #4 _}, ≯, `+ → ▼, 「_] @, @, @, \$* Ef E1 E1 E1	¥ 🕺
 /top/p/t_out /top/p/test 		Z
Now	500 ns 200 400 600	
Cursor 1	144 ns 144 ns	
•		
0 ns to 765 ns		1.

The input signal *test* is selected in the Dataflow window, and it is also added automatically to the Wave window.

4 Continue tracing back to the source of the unknown. Select **Trace** > **TraceX** again. This time signal *test2* is highlighted in the Dataflow window, and it is also added to the Wave window. 5 Select **Trace** > **TraceX** once more, and you'll discover the source of the unknown. In this case there is a HiZ on input signal *test_in* and a 1 on input signal *_rw*, so output signal *test2* resolves to an 'X'.

🚟 dataflow
File Edit View Navigate Trace Tools Window
🗁 💽 🛨 ≵ 🖻 🛍 Ω ∴ 🛤 ∫≪ 🔩 🍃 ⊁ 3+ 3€ +€ 🖅 🖅 🐼 🍳
St1_rw #NAND#23 St1_rw #NAND#22 St1_strib #NAND#24 St1_rw #NAND#23 St1_rw #NAND#22 St1_strib #NAND#24 HiZtest_in 0 test2StX StXtest2 0 testStX StXtest
▼ ▼
Extended mode enabled Keep 1 /top/p/test2 //

6 Clear the Dataflow window.



(MENU: Edit > Erase All)

Jumping to the source of an X

In the last exercise you traced an unknown, from process to process, until you identified the source. You can speed this up by jumping directly to the source in one step.

- 1 Drag *t_out* from the Wave window to the Dataflow window as you did in the last exercise.
- 2 Select Trace > ChaseX.
- **3** The design expands to show the source of the unknown.
- 4 Clear the Dataflow window.

(MENU: Edit > Erase All)



Displaying hierarchy in the Dataflow window

You can display connectivity in the Dataflow window using hierarchical instances. You enable this by modifying the options prior to adding items to the window.

- 1 Select **Tools > Options** from the Dataflow window menu bar.
- **2** Check **Show Hierarchy** and then select OK.

Dataflow Options	×
General options Warning) options
	🔽 Hide cells
Hide the internals of a	🔽 Keep Dataflow
library cell (`celldefine or VITAL)	🔲 Show Hierarchy
	Bottom inout pins
	🗖 Disable Sprout
	🔲 Select equivalent nets
	🗖 Log nets
	Select Environment
	<u>O</u> K <u>C</u> ancel

3 Add signal *t_out* to the Dataflow window.

add dataflow /top/p/t_out



Zooming and panning

The Dataflow window offers several tools for zooming and panning the display. After reviewing the options below, try them out on the *cache* module design.

Zooming with toolbar buttons

These zoom buttons are available on the toolbar:



Zooming with the mouse

To zoom with the mouse, you can either use the middle mouse button or enter Zoom Mode by selecting **View > Zoom** and then use the left mouse button.



4 zoom options are possible by clicking and dragging in different directions:

- Down-Right: Zoom Area (In)
- Up-Right: Zoom Out (zoom amount is displayed at the mouse cursor)
- Down-Left: Zoom Selected
- Up-Left: Zoom Full

The zoom amount is displayed at the mouse cursor. A zoom operation must be more than 10 pixels to activate.

Panning with the mouse

To pan with the mouse you must enter Pan Mode by selecting View > Pan.



Now click and drag with the left mouse button to pan the design.

Lesson 12 - Running a batch-mode simulation

The goals for this lesson are:

- Run a batch-mode VHDL simulation
- Execute a macro (DO) file
- View a saved simulation

Batch-mode allows you to execute several commands that are written in a text file. You create a text file with the list of commands you wish to run, and then specify that file when you start ModelSim. This is particularly useful when you need to run a simulation or a set of commands repeatedly.

▲ Important: Batch-mode simulations must be run from a DOS or UNIX prompt. Unless directed otherwise, enter all commands in this lesson at a DOS or UNIX prompt. Additionally, this lesson assumes you have added ModelSim to your PATH. If you did not, you'll need to specify full paths to the tools (i.e., vlib, vmap, vcom, and vsim) that are used in the lesson.

1 To set up for this lesson, create a new directory and copy this file into it:

```
\<install_dir>\modeltech\examples\counter.vhd
```

2 Create a new design library (again, enter these commands at a DOS or UNIX prompt in the new directory you created in step 1.):

vlib work

3 Map the library:

vmap work work

4 Then compile the source file:

<install_dir>/modeltech/<platform>/vcom counter.vhd

5 You will use a macro file that provides stimulus for the counter. For your convenience, a macro file has been provided with ModelSim. You need to copy this macro file from the installation directory to the current directory:

<install_dir>\modeltech\examples\stim.do

6 Create a batch file using an editor; name it *yourfile*. With the editor, put the following on separate lines in the file:

```
add list -decimal *
do stim.do
write list counter.lst
quit -f
```

and save to the current directory.

7 To run the batch-mode simulation, enter the following at the command prompt:

vsim -do yourfile -wlf saved.wlf counter -c

This is what you just did in Step 7:

- invoked the VSIM simulator on a design unit called "counter"
- instructed the simulator to save the simulation results in a log file named *saved.wlf* by using the **-wlf** switch
- used the contents of *yourfile* to specify that values are to be listed in decimal, to execute a stimulus file called *stim.do*, and to write the results to a file named *counter.lst*
- 8 Since you saved the simulation results in *saved.wlf*, you can view the simulation results by starting up VSIM with its **-view** switch:

vsim -view saved.wlf

9 Open these windows with the **View** menu in the Main window, or the equivalent command at the ModelSim prompt:

view signals list wave

- Note: If you open the Dataflow, Process, Source, Structure, or Variables windows, they will be empty. You are looking at a saved simulation, not examining one interactively. The logfile saved in *saved.wlf* was used to reconstruct the current windows.
- **10** Now that you have the windows open, put the signals in them:

```
add wave *
add list *
```

11 Use the available windows to experiment with the saved simulation results and quit when you are ready:

quit -f

For additional information on the batch and command line modes, please refer to the *ModelSim User's Manual*.

T-128

Lesson 13 - Executing commands at load time

The goals for this lesson are:

- Specify the design unit to be simulated on the command line
- Edit the *modelsim.ini* file
- Execute commands at load time with a DO file

▲ **Important:** Start this lesson from either the UNIX or DOS prompt in the same directory in which you completed *Lesson 12 - Running a batch-mode simulation*.

For this lesson, you will use a macro (DO) file that executes whenever you load a design. For convenience, a startup file has been provided with the ModelSim program. You need to copy this DO file from the installation directory to your current directory:

```
\<install_dir>\modeltech\examples\startup.do
```

2 Next, you will edit the *modelsim.ini* file in the *modeltech* directory (or the *modelsim.ini* file in your current directory if one exists) to point at this file. To do this, open <*install_dir>\modeltech\modelsim.ini* using a text editor and uncomment the following line (by deleting the leading ;) in the [vsim] section of the file:

Startup = do startup.do

Then save modelsim.ini.

- Note: The *modelsim.ini* file must be write-enabled for this change to take place. Using MS Explorer, right-click on \<*install_dir*>*modeltech**modelsim.ini*, then click Properties. In the dialog box, uncheck the Read-only box and click OK. (You can also copy the file to your current directory.)
- **3** Take a look at the DO file. It uses the predefined variable **\$entity** to do different things when loading different designs.
- **4** Start the simulator and specify the top-level design unit to be simulated by entering the following command at the UNIX/DOS prompt:

vsim counter

Notice that the simulator loads the design unit without displaying the Load Design dialog box. This is handy if you are simulating the same design unit over and over. Also notice that all the windows are open. This is because the **view** * command is included in the startup macro.

5 If you plan to continue with the following practice sessions, keep ModelSim running. If you would like to quit the simulator, enter the following command at the VSIM prompt:

quit -f

6 You won't need the *startup.do* file for any other examples, so use your text editor to comment out the "Startup" line in *modelsim.ini*.

The goals for this lesson are:

- Create a "hello world" button widget
- Execute a procedure using a push button
- Simulate an intersection with traffic lights
- Draw a state machine that represents the simulation

This lesson is divided into several Tcl examples intended to give you a sense of Tcl/Tk's function within ModelSim. The examples include a custom simulation interface created with Tcl/Tk (the code is already written).

Note: You must be using ModelSim SE-VHDL or ModelSim SE/MIXED to complete these exercises.

More information on Tcl/Tk

Sources of information about Tcl include *Tcl and the Tk Toolkit* by John K. Ousterhout, published by Addison-Wesley Publishing Company, Inc., and *Practical Programming in Tcl and Tk by* Brent Welch published by Prentice Hall.

Or, consult one of the following online Tcl references:

- Select Help > Tcl Man Pages (Main window) within ModelSim.
- http://dev.scriptics.com has many useful references
- The Model Technology web site lists a variety of Tcl resources: www.model.com/resources/tcltk.asp

How Tcl/Tk works with ModelSim

ModelSim incorporates Tcl as an embedded library package. The Tcl library consists of a parser for the Tcl language, routines to implement the Tcl built-in commands, and procedures that allow Tcl to be extended with additional commands specific to ModelSim.

ModelSim generates Tcl commands and passes them to the Tcl parser for execution. Commands may be generated by reading characters from an input source, or by associating command strings with ModelSim's user interface features, such as menu entries, buttons, or keystrokes.

When the Tcl interpreter receives commands it parses them into component fields and executes built-in commands directly. For commands implemented by ModelSim, Tcl calls back to the application to execute the commands. In many cases commands will invoke recursive invocations of the Tcl interpreter by passing in additional strings to execute (procedures, looping commands, and conditional commands all work in this way).

ModelSim gains a programming advantage by using Tcl for its command language. ModelSim can focus on simulation-specific commands, while Tcl provides many utility commands, graphic interface features, and a general programming interface for building up complex command procedures.

By using Tcl, ModelSim need not re-implement these features, a benefit that allows its graphic interface to remain consistent on all platforms. (The only vestige of the host platform's graphic interface is the window frame manager.)

The custom traffic-light interface

The subject of our main Tcl/Tk lesson is a simple traffic-light controller. The system is comprised of three primary components: a state machine, a pair of traffic lights, and a pair of traffic sensors. The components are described in three VHDL files: traffic.vhd (the state machine), queue.vhd (the traffic arrival queue) and tb_traffic.vhd (the testbench).

You could, of course, simulate this system with ModelSim's familiar interface, but Tcl/Tk provides us the option to try something different. Since we're simulating something most of us have seen and experienced before, we can create an intuitive interface unique to the simulation.

Overview

The table below summarizes the source files, procedures, and commands used to simulate the traffic-light controller.

VHDL source files describe the system	Tcl procedures create and connect the interface, plus the source files, to ModelSim	ModelSim commands are run via the new interface using the Tcl procedures
	draw_intersection	
traffic.vhd queue.vhd tb_traffic.vhd	connect_lights	vsim -lib vhdl/work tb_traffic examine -value <light_timing></light_timing>
	draw_queues	
	draw_controls	force -freeze \$var \$val ns



The result is a traffic intersection interface similar to this illustration:

Tk widgets

The intersection illustration points out several Tcl/Tk "widgets." A widget is simply a user interface element, like a menu or scrolled list. Tk widgets are referenced within Tcl procedures to create graphic interface objects. The Tk tool box comes with several widgets, additional widgets can be created using these as a base.

Controlling the simulation

The components of the intersection interface have the following effect within ModelSim:

Intersection control used	Effect in ModelSim			
Run 1000 button	invokes the run command for 1000 ns			
Run Forever button	invokes the run -all command			
Break button	invokes the break command			
light timing control	invokes the force command with the arguments for the indicated signal and time			
arrival time control	invokes the force command with the arguments for the indicated direction and time			
waiting queue	any time you change a control the examine command is invoked to display the value of the waiting queue			

Saving time

Since several intersection controls invoke a command and arguments with a single action (such as the movement of a slider), this custom interface saves time compared to invoking the commands from the command line or ModelSim menus.

Copies of the original example files

Copies of the Tcl example files from these exercises are located in the \<*install_dir*>\modeltech\examples\tcl_tutorial\originals directory.

Solutions to the examples

Throughout the traffic intersection examples you will be modifying Tcl files to complete the final intersection. You will find a completed set of intersection examples ready-to-run in the *tcl_tutorial*\solutions directory. Invoke these commands from the ModelSim prompt to run the intersection:

```
cd solutions
do traffic.do
```

Viewing files

If you would like to view the source for any of the Tcl files in our examples, use the **notepad** command at either the ModelSim or VSIM prompt.

```
notepad <filename>
```

Most files are opened in read-only mode by default; you can edit the file by deselecting **read only** from the notepad **Edit** menu.

The Tcl source command

The Tcl **source** command reads the Tcl file into the Tcl interpreter, which parses the procedures for use within the current environment. Once sourced, a Tcl procedure can be called from the ModelSim prompt as shown in the syntax below. ModelSim executes the instructions within the procedure.

Syntax

```
source <tcl filename>
<tcl procedure name>
```

Arguments

```
<tcl filename>
```

The Tcl file read into the ModelSim Tcl interpreter with the source command.

```
<tcl procedure name>
```

The Tcl procedure defined within <tcl filename>, called from the ModelSim prompt, and executed by ModelSim.

The *traffic.do* file is a good example of the **source** command syntax (the file is a macro that runs the traffic light simulation). View it with Notepad:

notepad traffic.do

Shortcuts

To save some typing, copy the commands from the PDF version of these instructions and paste them at the ModelSim prompt. Paste with the right (2 button mouse), or middle (3 button mouse). You can also select a ModelSim or VSIM prompt from the Main transcript to paste a previous command to the current command line.

Make a transcript DO file

You can rerun the commands executed during the current session with a DO file created from the Main transcript. Make the DO file by saving the transcript with the **File** > **Transcript > Save Transcript As** menu selection at any time during the exercises. Run the DO file to repeat the commands (do <do filename>).

Initial setup

Important: These steps must be completed before running the Tcl examples.

1 Create, and change to a new working directory for the Tcl/Tk exercises. Copy the lesson files in the following directory (include all subdirectories and files) to your new directory:

<install_dir>\modeltech\examples\tcl_tutorial

2 Make the new directory the current directory, then invoke ModelSim:

for UNIX

vsim

for Windows (from a shortcut or Start > Run, etc.)

modelsim.exe

3 At the ModelSim prompt, create a **work** library in the */vhdl* directory:

vlib vhdl/work

4 Map the work library.

vmap work vhdl/work

5 Compile the VHDL example files with these commands (or the Compile dialog box):

vcom vhdl/traffic.vhd vcom vhdl/queue.vhd vcom vhdl/tb_traffic.vhd

Example 1 - Create a "Hello World" button widget

Before you begin the examples make sure you have completed "Initial setup" (T-137). In this example you will study a "hello world" button that prints a message when pressed.

1 Source the Tcl file from the ModelSim prompt:

source hello.tcl

then run the procedure defined within *hello.tcl*:

hello_example

The file *hello.tcl* was read into the ModelSim Tcl interpreter. The instructions in the *hello_example* procedure were then executed by ModelSim, and "Hello World" was printed to the Main transcript (or invoking shell on UNIX). Selecting the button will print the message again.

You've just created your first top-level widget!

2 Invoke the *hello_example* procedure again and notice how the new button replaces the original button. The procedure destroyed the first button and created the new one. Get a closer look at the source Tcl file with the **notepad**:

notepad hello.tcl

Close the hello_example window when you're done.

Example 2 - Execute a procedure using a push button

Before you begin this example make sure you have completed "Initial setup" (T-137).

This example will display all of the gif images in the images directory. Each button has a binding attached to it for "enter" events, and a binding for a mouse button press. When the mouse enters the button graphic, the image file name is printed to the Main window (or invoking shell on UNIX). When the mouse button is pushed, its "widget" name will be printed to the Main window (or invoking shell on UNIX).

1 Build an image viewer by invoking this command, and calling this procedure:

```
source images.tcl image_example
```

2 Drag the mouse across the buttons and notice what happens in the Main transcript (or invoking shell on UNIX).

Push one of the buttons; you will see an error dialog box. You can solve this problem by modifying the *images.tcl* file.

3 To view the source file press the **See Source Code** button at the bottom of the image display or invoke **notepad** at the ModelSim prompt:

notepad images.tcl

You'll find that the *pushme* procedure is missing; it's commented out in *images.tcl*.

4 Search for "proc push" using the **Edit** > **Find** menu selection in the notepad.

Remove the comments (the "#" symbols) to return the function to your source, use **File** > **Save** to save the changes, then close the image window with the **Destroy** button.

5 Once the *pushme* procedure is in place it will print its one parameter, the object name, to the transcript.

After you have added the *pushme* procedure to your source, you need to re-source and re-run the Tcl procedure with these commands (use the up arrow to scroll through the commands or do !source):

```
source images.tcl
image_example
```

Press all the buttons and notice the object names in the Main transcript. Close the image example window when you're done.

Example 3 - Simulate an intersection with traffic lights

In this example you'll simulate an intersection with traffic lights. The simulation interface you create allows you to run "what if" scenarios efficiently.

Introduction of the traffic intersection widget

This portion of our example introduces the traffic intersection widget. You'll add other widgets to the intersection to create a custom traffic simulation environment.

Once again, make sure you have completed "Initial setup" (T-137) before working this example.

1 Draw the intersection by invoking this command and procedure at the ModelSim prompt:

```
source intersection.tcl
draw_intersection
```

2 From the ModelSim prompt, use the procedure set_light_state to change the color of the lights:

set_light_state green .traffic.i.ns_light
set_light_state green .traffic.i.ew_light

You can use the Copy and Paste buttons on the Main toolbar to help build instructions from previous commands.

3 View the source code with this command at the ModelSim prompt:

notepad intersection.tcl

You can locate the *set_light_state* procedure with **Edit > Find** from the Notepad menu (the procedure is located toward the middle of the file).

Connect traffic lights to the simulation

Using the intersection widget, you will add *when* statements to connect the lights to the real simulation. Once the connection is made, you will simulate the traffic light controller and watch the lights change.

We'll use ModelSim *when* statements to condition the simulation to call our Tcl program when a desired simulation condition happens.

For our example, the desired condition is the state of the lights. Whenever the lights in the simulation change states, we want to change the color of the lights on the screen.

4 Load the VHDL libraries you compiled in preparation for these examples using this command at the ModelSim prompt:

vsim tb_traffic

Be sure you invoke this command before the start of the connect_lights procedure, if you don't load the libraries, you won't have a design to simulate.

5 Connect the lights to the simulation with this command and procedure:

source lights.tcl
connect_lights

Try running the simulation now; select either run button on the intersection. Select **Break** if you used the **Run Forever** button. Notice how the Source window opens and indicates the next line to be executed. (If the simulator is not evaluating an executable process when the break occurs, the Source window will not open.) Only the East/West lights are working. You can make both lights work by editing the *lights.tcl* file.

6 Edit *lights.tcl* with the **notepad** to add a *when* statement for the North/South light.

notepad lights.tcl

You need to add this because the current statement is for the East/West light only. You'll find the solution commented. (Remember to change the read-only status of the file so you can edit it.)

You'll find the code commented-out toward the end of the file (use **Edit** >**Find** and look for "light_ns").

7 After you have made the changes, reload and run the simulation again.

```
source lights.tcl
connect_lights
```

Both lights are now working.

Note: Remember, if you need to return to the original Tcl files (maybe you've edited the file and it doesn't work right) you'll find the files in the *tcl_tutorial*\originals directory.

Add widgets to display simulation information

Running the lights may be interesting, but not very useful - let's add some displays that will tell us what's happening to the cars at the intersection.

Now you will add queue widgets to display the sum of the length of each pair of queues as we simulate.

1 The East/West widget for displaying the total East/West queue length is already provided. Let's edit the source to add a display for the North/South direction. Use the **notepad**:

notepad queues.tcl

The solution is commented out in queues.tcl.

The Queue Display widget consists of an enclosing frame with two label widgets. The first label is a simple text string. The second label is the value of the queue length. The text in the second label will be updated whenever the queue lengths change.

2 After you have added your North/South widget, run your program by invoking this command:

source queues.tcl draw_queues

According to the traffic indicators, the cars are leaving the intersection at the same rate. That seems fair, but if you are designing an intersection that responds to the traffic flow into the intersection you might want to change the light cycles. Perhaps one of the directions has more incoming traffic than the other.

Adding controls, in the form of scale widgets, allows you to quickly change the assumptions about traffic flow into the intersection.

Add "scale" widgets to control the simulation

Next you will add Tk "scale" widgets that will control the arrival rates and the lengths of the lights.

1 The East/West widget for controlling the East/West queue inter-arrival time is provided. You'll edit the source code to add controls for the North/South direction. Use this command:

notepad controls.tcl

You can remove the comments in the code to make this change.

Similarly, add the North/South widget for controlling the length of the lights. The East/ West widget for light control is provided. (You can remove the comments in the code to make this change as well.)

These control widgets are implemented using the Tk "scale" widgets, enclosed in a frame.

When the value of a scale widget changes, it calls the command specified with the **-command** option for that scale.

2 After you have added your North/South widgets, run your program with this command:

```
source controls.tcl
draw_controls
```

Now you have a complete intersection interface. Try the run buttons and the slider scales.

You can view the simulation with ModelSim's GUI. Check the Source window to view the VHDL files, and add signals to a Wave window (**add wave ***).

You can also change the run length in the Main window. Try using the Run buttons in the Main window and the intersection window.

Keep the intersection simulation running to complete the next example. If you want to recreate the final intersection environment quickly, invoke these commands from the ModelSim prompt (after "Initial setup" (T-137)):

```
cd solutions
vmap work work
do traffic.do
```

Example 4 - Draw a state machine that represents the simulation

In this final example you will draw a state machine representing the simulation, and connect it to the state signal inside the traffic light controller. Each transition that the controller makes is displayed as it happens.

The intersection environment from the previous example needs to be running for this example. To get it running quickly, invoke these commands from the ModelSim prompt (after "Initial setup" (T-137)).

```
cd solutions
do traffic.do
```

1 Run the state machine with these commands:

```
source state-machine.tcl
draw_state_machine
```

Click on one of the Run buttons.

2 Now we'll make some changes to the light colors and transition arrows. Open the source file with this command:

notepad state-machine.tcl

Note the "ModelSim EXAMPLE part 1" comments in the file. You can change "both_red" state coordinates from x = 125 and y = 50 to any coordinates. (You may need to uncheck the **read only** selection in the Edit menu before making changes.)

- **3** Note the "ModelSim EXAMPLE part 2" comments in the file. You can change the transition arrow coordinates to correspond with the new "both_red" state coordinates.
- **4** Note the "ModelSim EXAMPLE part 3" comments in the file. Change the active color from "black" to "purple".
- **5** Reuse the original commands when you're ready to run the state machine (remember, to copy a previous command to the current command line, select the previous ModelSim prompt):

```
source state-machine.tcl
draw_state_machine
```

Click on one of the Run buttons.

Notice the changes. Try some additional changes if you wish.

This is the end of the Tcl/Tk examples. Continue to modify and test the examples if you wish; you can recover the original files at any time in the *tcl_tutorial\originals* directory.

T-144

This license is a legal "Agreement" concerning the use of Software between you, the end user, either individually or as an authorized representative of the company acquiring the license, and Mentor Graphics Corporation and Mentor Graphics (Ireland) Limited, acting directly or through their subsidiaries or authorized distributors (collectively "Mentor Graphics"). USE OF SOFTWARE INDICATES YOUR COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. If you do not agree to these terms and conditions, promptly return, or, if received electronically, certify destruction of, Software and all accompanying items within five days after receipt of Software and receive a full refund of any license fee paid.

END-USER LICENSE AGREEMENT

- 1. **GRANT OF LICENSE.** The software programs you are installing, downloading, or have acquired with this Agreement, including any updates, modifications, revisions, copies, documentation and design data ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Mentor Graphics grants to you, subject to payment of appropriate license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form; (b) for your internal business purposes; and (c) on the computer hardware or at the site for which an applicable license fee is paid, or as authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Mentor Graphics' standard policies and programs, which vary depending on Software, license fees paid or service plan purchased, apply to the following and are subject to change: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be communicated and technically implemented through the use of authorization codes or similar devices); (c) support services provided, including eligibility to receive telephone support, updates, modifications and revisions. Current standard policies and programs are available upon request.
- 2. ESD SOFTWARE. If you purchased a license to use embedded software development ("ESD") Software, Mentor Graphics grants to you a nontransferable, nonexclusive license to reproduce and distribute executable files created using ESD compilers, including the ESD run-time libraries distributed with ESD C and C++ compiler Software that are linked into a composite program as an integral part of your compiled computer program, provided that you distribute these files only in conjunction with your compiled computer program. Mentor Graphics does NOT grant you any right to duplicate or incorporate copies of Mentor Graphics' real-time operating systems or other ESD Software, except those explicitly granted in this section, into your products without first signing a separate agreement with Mentor Graphics for such purpose.
- 3. **BETA CODE.** Portions or all of certain Software may contain code for experimental testing and evaluation ("Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to you a temporary, nontransferable, nonexclusive license for experimental use to test and

evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. This grant and your use of the Beta Code shall not be construed as marketing or offering to sell a license to the Beta Code, which Mentor Graphics may choose not to release commercially in any form. If Mentor Graphics authorizes you to use the Beta Code, you agree to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. You will contact Mentor Graphics periodically during your use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of your evaluation and testing, you will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements. You agree that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceives or made during or subsequent to this Agreement, including those based partly or wholly on your feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this subsection shall survive termination or expiration of this Agreement.

RESTRICTIONS ON USE. You may copy Software only as reasonably necessary to 4 support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. You shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. You shall not make Software available in any form to any person other than employees and contractors, excluding Mentor Graphics' competitors, whose job performance requires access. You shall take appropriate action to protect the confidentiality of Software and ensure that any person permitted access to Software does not disclose it or use it except as permitted by this Agreement. Except as otherwise permitted for purposes of interoperability as specified by applicable and mandatory local law, you shall not reverse-assemble, reverse-compile, reverse-engineer or in any way derive from Software any source code. You may not sublicense, assign or otherwise transfer Software, this Agreement or the rights under it, whether by operation of law or otherwise ("attempted transfer") without Mentor Graphics' prior written consent and payment of Mentor Graphics then-current applicable transfer charges. Any attempted transfer without Mentor Graphics' prior written consent shall be a material breach of this Agreement and may, at Mentor graphics' option, result in the immediate termination of the Agreement and licenses granted under this Agreement. The provisions of this section 4 shall survive the termination or expiration of this Agreement.

5. LIMITED WARRANTY.

5.1. Mentor Graphics warrants that during the warranty period, Software, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Software will meet your requirements or that operation of Software will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. You must notify Mentor Graphics in writing of any nonconformity within the warranty period. This warranty shall not be valid if Software has been subject to misuse, unauthorized modification or installation. MENTOR GRAPHICS' ENTIRE LIABILITY AND YOUR EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS' OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF SOFTWARE TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF SOFTWARE THAT DOES NOT MEET THIS LIMITED WARRANTY, PROVIDED YOU HAVE OTHERWISE COMPLIED WITH THIS AGREEMENT. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) SOFTWARE WHICH

IS LICENSED TO YOU FOR A LIMITED TERM OR LICENSED AT NO COST; OR (C) EXPERIMENTAL BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."

- 5.2. THE WARRANTIES SET FORTH IN THIS SECTION 5 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES, EXPRESS, IMPLIED, OR STATUTORY, WITH RESPECT TO SOFTWARE OR OTHER MATERIAL PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
- 6. LIMITATION OF LIABILITY. EXCEPT WHERE THIS EXCLUSION OR RESTRICTION OF LIABILITY WOULD BE VOID OR INEFFECTIVE UNDER APPLICABLE LAW, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT PAID BY YOU FOR THE SOFTWARE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER.
- 7. **LIFE ENDANGERING ACTIVITIES.** NEITHER MENTOR GRAPHICS NOR ITS LICENSORS SHALL BE LIABLE FOR ANY DAMAGES RESULTING FROM OR IN CONNECTION WITH THE USE OF SOFTWARE IN ANY APPLICATION WHERE THE FAILURE OR INACCURACY OF THE SOFTWARE MIGHT RESULT IN DEATH OR PERSONAL INJURY.
- 8. **INDEMNIFICATION.** YOU AGREE TO INDEMNIFY AND HOLD HARMLESS MENTOR GRAPHICS AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE, OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH YOUR USEOF SOFTWARE AS DESCRIBED IN SECTION 7.

9. INFRINGEMENT.

- 9.1. Mentor Graphics will defend or settle, at its option and expense, any action brought against you alleging that Software infringes a patent or copyright or misappropriates a trade secret in the United States, Canada, Japan, or member state of the European Patent Office. Mentor Graphics will pay any costs and damages finally awarded against you that are attributable to the infringement action. You understand and agree that as conditions to Mentor Graphics' obligations under this section you must: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to defend or settle the action; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the action.
- 9.2. If an infringement claim is made, Mentor Graphics may, at its option and expense: (a) replace or modify Software so that it becomes noninfringing; (b) procure for you the right to continue using Software; or (c) require the return of Software and refund to you any license fee paid, less a reasonable allowance for use.

- 9.3. Mentor Graphics has no liability to you if infringement is based upon: (a) the combination of Software with any product not furnished by Mentor Graphics; (b) the modification of Software other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of Software as part of an infringing process; (e) a product that you make, use or sell; (f) any Beta Code contained in Software; (g) any Software provided by Mentor Graphics' licensors who do not provide such indemnification to Mentor Graphics' customers; or (h) infringement by you that is deemed willful. In the case of (h) you shall reimburse Mentor Graphics for its attorney fees and other costs related to the action upon a final judgment.
- 9.4. THIS SECTION 9 STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS AND YOUR SOLE AND EXCLUSIVE REMEDY WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT OR TRADE SECRET MISAPPROPRIATION BY ANY SOFTWARE LICENSED UNDER THIS AGREEMENT.
- 10. **TERM.** This Agreement remains effective until expiration or termination. This Agreement will automatically terminate if you fail to comply with any term or condition of this Agreement or if you fail to pay for the license when due and such failure to pay continues for a period of 30 days after written notice from Mentor Graphics. If Software was provided for limited term use, this Agreement will automatically expire at the end of the authorized term. Upon any termination or expiration, you agree to cease all use of Software and return it to Mentor Graphics or certify deletion and destruction of Software, including all copies, to Mentor Graphics' reasonable satisfaction.
- 11. **EXPORT.** Software is subject to regulation by local laws and United States government agencies, which prohibit export or diversion of certain products, information about the products, and direct products of the products to certain countries and certain persons. You agree that you will not export any Software or direct product of Software in any manner without first obtaining all necessary approval from appropriate local and United States government agencies.
- 12. **RESTRICTED RIGHTS NOTICE.** Software was developed entirely at private expense and is commercial computer software provided with RESTRICTED RIGHTS. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement under which Software was obtained pursuant to DFARS 227.7202-3(a) or as set forth in subparagraphs (c)(1) and (2) of the Commercial Computer Software Restricted Rights clause at FAR 52.227-19, as applicable. Contractor/manufacturer is Mentor Graphics Corporation, 8005 SW Boeckman Road, Wilsonville, Oregon 97070-7777 USA.
- 13. **THIRD PARTY BENEFICIARY.** For any Software under this Agreement licensed by Mentor Graphics from Microsoft or other licensors, Microsoft or the applicable licensor is a third party beneficiary of this Agreement with the right to enforce the obligations set forth in this Agreement.
- 14. **AUDIT RIGHTS.** With reasonable prior notice, Mentor Graphics shall have the right to audit during your normal business hours all records and accounts as may contain information regarding your compliance with the terms of this Agreement. Mentor Graphics shall keep in confidence all information gained as a result of any audit. Mentor Graphics shall only use or disclose such information as necessary to enforce its rights under this Agreement.
- 15. **CONTROLLING LAW AND JURISDICTION.** THIS AGREEMENT SHALL BE GOVERNED BY AND CONSTRUED UNDER THE LAWS OF OREGON, USA, IF

YOU ARE LOCATED IN NORTH OR SOUTH AMERICA, AND THE LAWS OF IRELAND IF YOU ARE LOCATED OUTSIDE OF NORTH AND SOUTH AMERICA. All disputes arising out of or in relation to this Agreement shall be submitted to the exclusive jurisdiction of Dublin, Ireland when the laws of Ireland apply, or Wilsonville, Oregon when the laws of Oregon apply. This section shall not restrict Mentor Graphics' right to bring an action against you in the jurisdiction where your place of business is located.

- 16. **SEVERABILITY.** If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.
- 17. **MISCELLANEOUS.** This Agreement contains the parties' entire understanding relating to its subject matter and supersedes all prior or contemporaneous agreements, including but not limited to any purchase order terms and conditions, except valid license agreements related to the subject matter of this Agreement (which are physically signed by you and an authorized agent of Mentor Graphics) either referenced in the purchase order or otherwise governing this subject matter. This Agreement may only be modified in writing by authorized representatives of the parties. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse. The prevailing party in any legal action regarding the subject matter of this Agreement shall be entitled to recover, in addition to other relief, reasonable attorneys' fees and expenses.

Rev. 020826, Part Number 214231

T-150

Numerics

1076, IEEE Std T-6 1364, IEEE Std T-6

A

application notes T-8 Assertion errors T-48

В

Batch-mode simulation T-125 Breakpoints T-23 continuing simulation after T-23

С

Code Coverage T-75 by instance T-75 coverage exclude load command T-91 report T-89, T-94 Command history T-10 commands coverage exclude load T-91 compare icons T-105 Compile compile order T-39 compile order of Verilog modules T-28 mixed HDL design T-39 coverage exclude load command T-91 cursors finding T-59 measuring time T-59 naming T-58 using in the Wave window T-58

D

Dataflow window pan T-124 zoom T-124 Debugging a VHDL design T-45 Design library creating T-18, T-26, T-38 do command T-10 DO files executing a DO file in batch-mode T-126 using a DO file at startup T-130 using the transcript as a DO file T-10 documentation T-8 drag and drop T-9

Ε

Errors breaking on assertion T-49 finding in VHDL designs T-49 viewing in Source window T-50 examine command T-35 examples Tcl example solutions T-135

F

Find dialog box T-54 Finding cursors in the Wave window T-59 Finding names, and searching for values T-53 force command T-22 frequently asked questions T-8

Н

Hierarchical Profile T-68 update icon T-74 Hierarchy of a mixed VHDL/Verilog design T-42 of a Verilog design T-31

I

IEEE Std 1076 T-6 IEEE Std 1364 T-6 instance code coverage T-75

K

Keyboard shortcuts, Wave window T-61

L

Libraries creation and mapping T-46 LSF app note on using with ModelSim T-8

Μ

Macros T-10

0

Operating systems supported T-6

Ρ

Pan

Dataflow window T-124 Performance Analyzer T-65 hierarchical profile T-68 report command T-74

Q

quit VSIM command T-24, T-36

R

reference signals T-97 report command T-74 restart T-35 Reusing commands T-10 run VSIM command T-22

S

Searching for values and finding names in windows T-53 in tree windows T-54 Shortcuts command history T-10

Wave window T-61 Signal transitions searching for T-60 Signals applying stimulus to T-22 display values with examine command T-35 Simulating code coverage T-75 with Performance Analyzer T-65 Simulation batch-mode T-125 executing commands at startup T-129 mixed VHDL/Verilog T-37 saving results in log file T-126 Simulate dialog box T-41 single-stepping T-24 Verilog T-25 -view switch T-126 -wlf switch T-126 solutions to the examples T-135 Standard Developer's Kit User Manual T-8 standards supported T-6 Support T-9 System initialization file T-130

Т

Tcl/Tk how it works with ModelSim T-132 Tcl source command T-136 Tk widgets T-135 Tech notes T-8 Technical support and updates T-9 test signals T-97 Transcript save T-10 transcript DO file T-136

V

Vera, see Vera documentation Verilog interface checking between design units T-28 standards T-6 viewing design in Structure and Source windows T-42 Verilog 2001, current implementation T-6 Verilog simulation T-25 VHDL standards T-6 view_profile command T-68

W

```
Waveform Comparison
    icons T-105
    reference signals T-97
    test signals T-97
Windows
    finding HDL item names T-53
    searching for HDL item values T-53
    Dataflow window
        zooming T-124
    List window
        locating time markers T-53
    opening T-48
    Wave window
        changing display range (zoom) T-60
        cursor measurements T-59
        locating time cursors T-53
        using time cursors T-58
        zoom options T-60
        zooming T-60
Work library mapping T-46
```

Ζ

Zoom Dataflow window T-124 from Wave toolbar buttons T-60 from Zoom menu T-60 options T-60 with the mouse T-61 T-154