

As processor speeds continue to increase, newer, higher-bandwidth system connectivity architectures are being defined to keep up.


Using these newer technologies in your products requires a combination of flexible, high-performance physical I/O and support for implementing upper layers of the protocol.

The Xilinx connectivity solution provides everything you need to solve your system I/O challenges and reduce cost. Now, you can re-use legacy designs by bridging between new and existing connectivity standards without worrying about interface mismatches.

The Xilinx connectivity solution fully addresses all aspects of system-connectivity in high-performance designs. Our proven, third-generation RocketIO™ multigigabit serial transceivers and SelectIO™-Ultra parallel I/Os, combined with IP and reference designs, enable you to build flexible, adaptable, reliable, and interoperable solutions for interfacing to major serial or parallel standards.

Platform FPGA System Connectivity Solution

Connect Chips, Boards, Backplane and Boxes Quickly and Easily




Meet Any Standard

Xilinx provides the most comprehensive system connectivity solution to address your interface needs ranging from "inside-the-box" to "box-to-box" applications. The benefits include:

- Highest Performance The Xilinx proven third-generation multi-gigabit RocketIO programmable serial transceiver can now support all chip-to-chip, chip-to-optics, legacy, and new backplane applications from 600 Mbps to 11.1 Gbps. SelectIO-Ultra programmable parallel I/Os with ChipSync™ technology let you design up to 1 Gbps LVDS systems with ease. Plus, the industry's fastest FPGA fabric gives you the performance you need to implement the required specifications.
- Reduced System Cost You have access to a wide variety of preverified, standards-compliant IP cores that you can drop into your designs, saving you development time and cost. With the latest Virtex-4™ EasyPath™ solutions, you can lower your system cost even more when going to production.
- Reduced Risk Your design is fully programmable to keep up with
 the rapidly changing standards landscape, and there are no additional
 NRE or mask costs to deal with. If your requirements change in the
 middle of your design cycle, you can quickly and easily accommodate
 the changes without incurring a large penalty.
- Proven Interoperability We ensure that our IP cores and reference
 designs are tested for standards compliance and interoperability with
 other standard products at industry-recognized forums such as the
 PCI Express plugfest held by the PCI SIG and the UNH Interoperability
 lab for Ethernet.





Xilinx Platform FPGA Connectivity Solution

Take the Next Step

For more details on the Xilinx system connectivity solution, as well as other high-speed design resources, visit the Connectivity Central website at www.xilinx.com/connectivity. Contact your Xilinx sales representative for IP/Reference Design availability dates.

Connectivity IP/Reference Design Summary

Solution	Standard	Raw Bandwidth	1/0	Devices Supported
SPI-3 (POS-PHY L3)	OIF-SPI3-01.0 Saturn POS-PHY L3	2.48 Gbps	32-bit, 104 MHz SelectIO LVCMOS	Virtex-II™ Series, Virtex-4™, Spartan-IIE™, Spartan-3™
SPI-4.2 (POS-PHY L4)	OIF-SPI4-02.0 Saturn POS-PHY L4	16 Gbps	16-bit, up to 1 Gbps DDR SelectIO LVDS	Virtex-II Series, Virtex-4*
SPI-4.2 to Quad SPI-3	OIF-SPI3-01.0	10 Gbps	32-bit, 104 MHz SelectIO LVCMOS	Virtex-II Series, Virtex-4*
Bridge Reference Design	OIF-SPI4-02.0		16-bit, up to 1 Gbps DDR SelectIO LVDS	
GFP Mapper	ITU-T G.7041/Y.1303	2.5 Gbps or 10 Gbps	32-bit, 78 MHz Internal I/O 64-bit, 156 MHz Internal I/O	Virtex-II Series, Virtex-4*
10GE MAC w/ XAUI	IEEE 802.3ae 2002	12.5 Gbps	Four RocketIO Transceivers @ 3.125 Gbps	Virtex-II Pro, Virtex-4 FX*
XAUI Only (no MAC)	IEEE 802.3ae 2002	12.5 Gbps	Four RocketIO Transceivers @ 3.125 Gbps	Virtex-II Pro, Virtex-4 FX*
10GE MAC w/ XGMII	IEEE 802.3ae 2002	10 Gbps	32-bit, 156.25 MHz DDR SelectIO XGMII HSTL	Virtex-II Series, Virtex-4*
XGMII Reference Design	IEEE 802.3ae 2002	10 Gbps	32-bit, 156.25 MHz DDR SelectIO XGMII HSTL	Virtex-II Series, Virtex-4*
XSBI Reference Design	IEEE 802.3ae 2002 (XSBI)	10 Gbps	16-bit, 644 MHz SelectIO LVDS	Virtex-II Pro, Virtex-4*
SFI-4 Reference Design	OIF-SFI4-01.0	10 Gbps	16-bit, 622 MHz SelectIO LVDS	Virtex-II Pro, Virtex-4*
GbE MAC w/ GMII	IEEE 802.3-2002	1 Gbps	8-bit, 125 MHz SelectIO GMII	Virtex-II Series, Virtex-4*, Spartan-IIE
Tri-mode Ethernet MAC	IEEE 802.3-2002	10/100/1001000 Mbps	8-bit, 125 MHz SelectIO GMII	Virtex-II Series, Virtex-4*
w/ MII & GMII	IEEE 802.3		16-bit, 25 MHz SelectIO MII	
1000 BaseX PCS/PMA	IEEE 802.3-2002	1.25 Gbps	One RocketIO Transceiver @ 1.25 Gbps	Virtex-II Pro, Virtex-4 FX*
Only (no MAC)				
Ethernet Aggregation	IEEE 802.3-2002	Up to 10 Gbps	One RocketIO Transceiver @ 1.25 Gbps	Virtex-II Pro, Virtex-4 FX*
Reference Design	OIF-SPI4-02.0		16-bit, up to 1 Gbps DDR SelectIO LVDS	
1G/2G Fibre Channel	ANSI INCITS X3-230-1994 (R1999),	1.0625 Gbps	One or Two RocketIO Transceivers	Virtex-II Pro, Virtex-4 FX*
	X3-297-1997 (R2002),	or 2.125 Gbps	@ Up To 2.5 Gbps	
	X3-303-1998 FC-PH, T11-FC-FS, and T11-FC-SW-3			
Configurable Physical Coding	ANSI X3.230 (1994) FC-PH clause 12,	2.125 Gbps	One RocketIO Transceiver @ Up To 2.5 Gbps	Virtex-II Pro, Virtex-4 FX*
Sublayer Reference Design	IEEE802.3-2002 clause 36 and 37.	or 1.0625 Gbps		
for 1G/2G Fibre Channel.	ANSI X3.296 (1997)	or 1.25 Gbps		
000 BaseX Ethernet and ESCON	SBCON clause 7	or 200 Mbps		
Aurora Reference Designs	Aurora Protocol Specification v1.2	Up to 264 Gbps	One to 24 RocketIO Transceivers @ 11.1 Gbps	Virtex-II Pro, Virtex-4 FX*
PCI Express Endpoint	PCI Express Base Specification v1.1	Up to 10 Gbps	One or Four RocketIO Transceivers @ 2.5 Gbps	Virtex-II Pro, Virtex-4 FX*
Advanced Switching Endpoint	Advanced Switching Specification v1.0	Up to 10 Gbps	One or Four RocketlO Transceivers @ 2.5 Gbps	Virtex-II Pro, Virtex-4 FX*
Serial RapidIO Endpoint	RapidIO Interconnect Specification v1.3	Up to 12.5 Gbps	One or Four RocketIO Transceivers @ 3.125 Gbps	Virtex-II Pro, Virtex-4 FX*
Parallel RapidIO Endpoint	RapidIO Interconnect Specification v1.3	4 Gbps	8-bit, 500 Mbps DDR SelectIO LVDS	Virtex-II Series, Virtex-4*
PCI 33	PCI v3.0	Up to 2 Gbps	32-bit or 64-bit, 33 MHz SelectIO PCI	Virtex-II Series, Virtex-4*, Spartan-IIE, Spartan-3
PCI 66	PCI v3.0	Up to 4 Gbps	32-bit or 64-bit, 66 MHz SelectIO PCI	Virtex-II Series, Virtex-4*, Spartan-IIE
PCI-X 133	PCI-X v2.0 Mode 1	Up to 8 Gbps	64-bit, 133 MHz SelectIO PCI-X	Virtex-II Series, Virtex-4*
CSIX Reference Design	CSIX-L1	6.4 Gbps	32-bit, 200 MHz SelectIO	Virtex-II Series
	HSTL		,	
HyperTransport Single-Ended Slave	HyperTransport v2.1	6.4 Gbps	8-bit, 800 Mbps DDR SelectIO HyperTransport	Virtex-II Series

^{*} Please contact your sales representative for IP/Reference Design availability dates

Corporate Headquarters Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Tel: (408) 559-7778 Fax: (408) 559-7114 Web: www.xilinx.com European Headquarters Xilinx Citywest Business Campus Saggart, Co. Dublin Ireland Tel: +353-1-464-0311 Fax: +353-1-464-0324

Web: www.xilinx.com

Shinjuku Square Tower 18F 6-22-1 Nishi-Shinjuku Shinjuku-ku, Tokyo 163-1118, Japan Tel: 81-3-5321-7711 Fax: 81-3-5321-7765 Web: www.xilinx.co.jp

Xilinx, K.K.

Asia Pacific Xilinx, Asia Pacific Unit 1201, Tower 6, Gateway 9 Canton Road Tsimshatsui, Kowloon, Hong Kong 1el: 852-2-424-5200 Fax: 852-2-494-7159 E-mail: hongkong@xilinx.com



FORTUNE 2004 100 BEST COMPANIES TO WORK FOR

Printed in the U.S.A. PN 0010622-6