

# CoreU1PHY – UTOPIA Level 1 PHY Interface

# **Product Summary**

#### Intended Use

• Standard UTOPIA Level 1 PHY Interface to any ATM Link-Layer Device

#### **Key Features**

- Standard 8-bit, 25 MHz UTOPIA Level 1 PHY Interface Complies with the ATM Forum UTOPIA Specification, Level 1 Version 2.01 (af-phy-0017.000)
- Separate TX and RX Clocks and Interface Pins
- Supports Cell-Level Handshake for 53 or 54-byte ATM Cells with Automatic Add/Drop of UDF2 Field in the ATM Header in 53-byte Mode
- 16-bit (54-byte) User Interfaces Can be Used Directly or Bolt-Up to One of Actel's ATM Cell Buffer Blocks: ATMBUFx

# **Supported Families**

- ProASIC<sup>PLUS</sup> Family
- Axcelerator Family

# **Core Deliverables**

- Netlist Version
  - Compiled RTL Simulation Model Fully Supported in Actel's Libero<sup>™</sup> Integrated Design Environment (IDE)

- Structural VHDL and Verilog Netlists (with and without I/O Pads) Compatible with Actel's Libero IDE and Industry Standard Synthesis and Simulation Tools
- RTL Version
  - VHDL Source Code
  - Core Synthesis and Simulation Scripts
- Actel-Developed Testbench (VHDL) Fully Supported by Industry Standard Simulation Tools

# **Design Tools Support**

- Simulation: VITAL Compliant VHDL and OVI Compliant Verilog Simulators
- Synthesis: Leonardo Spectrum, Synplify, Design Compiler, FPGA Compiler, and FPGA Express

# **General Description**

CoreU1PHY is a UTOPIA Level 1 PHY interface core that connects directly to any ATM link-layer (master) device and user logic (or optional ATM cell buffer blocks) to provide an interface between the link-layer device and a non-standard physical layer device (Figure 1).



Figure 1 • Block Diagram

1



# **Device Requirements**

CoreU1PHY can be implemented in either the ProASIC<sup>PLUS</sup> or Axcelerator device families. Table 1 indicates the number of core logic cells required in each technology.

	Cells or Tiles		Total Utilization		
Family	Sequential	Combinatorial	Device	Percentage	Performance
ProASIC <sup>PLUS</sup>	79	58	APA075	4.5%	>25 MHz
Axcelerator	60	60	AX125	6.0%	>25 MHz

#### **UTOPIA** Interface

CoreU1PHY implements a standard 8-bit point-to-point physical-layer interface that supports cell lengths of either 53 or 54 bytes. If the cell\_size bit is low, a 53 byte cell is transferred and the UDF2 byte is inserted on ingress to and dropped on egress from the user interface; otherwise, 54 bytes are transferred. The UTOPIA interface signals are summarized in Table 2.

Signal	Туре	Description
U1_tx_clk	in	TX interface clock
U1_tx_clav	out	Active high cell buffer space available
U1_tx_en	in	Active low data transfer enable
U1_tx_soc	in	Active high start-of-cell indication
U1_tx_data	in	8-bit ingress data
U1_rx_clk	in	RX interface clock
U1_rx_clav	out	Active high cell buffer space available
U1_rx_en	in	Active low data transfer enable
U1_rx_soc	out	Active high start-of-cell indication
U1_rx_data	out	8-bit ingress data

#### TX Interface (Ingress)

The process of transferring a cell on the UTOPIA level 1 TX interface begins with  $u1_tx_clav$ . The core asserts  $u1_tx_clav$  high whenever w\_avail is asserted at the user interface. If  $u1_tx_clav$  is low, the link-layer device must wait until CoreU1PHY indicates that it is ready to receive another cell.

To begin sending cells on the TX interface, the link-layer simply asserts u1\_tx\_en low (Figure 2).

CoreU1PHY will then look for u1\_tx\_soc to become active (high), indicating that the first word of the cell transfer is active on the bus. As shown in Figure 2, u1\_tx\_soc may be asserted during the same cycle that u1\_tx\_en is driven low. Once u1\_tx\_soc is recognized, the core accepts 53 bytes (or 54) and forwards them to the user interface.





If the link-layer device does not have another cell to send, or if polling during the current cell transfer indicates that the CoreU1PHY is not ready to accept another cell, the U1 link-layer may de-select the physical interface by de-asserting u1\_tx\_en after the last word of the transfer (Figure 3).





Alternatively, the link-layer device may choose to stall in-between cells without de-selecting the physical interface, as illustrated in Figure 4.





If the link-layer has another cell to send to the physical interface and if polling during the current cell indicates that the CoreU1PHY is able to accept another cell, the link-layer may send cells back-to-back, as illustrated in Figure 5.



Figure 5 • TX Back-to-Back Transfer

# **RX Interface (Egress)**

The RX interface operates in a similar manner. The process begins with u1\_rx\_clav. If the user interface indicates there is at least one complete cell available for transfer by asserting r\_avail high, the core responds with u1\_rx\_clav high; otherwise, u1\_rx\_clav is asserted low and the link-layer device must wait until the user logic indicates that a cell is available for transfer.

To begin receiving cells on the RX interface, the link-layer must select the CoreU1PHY by asserting u1\_rx\_en low (Figure 6).



Figure 6 • RX Start of Cell Transfer

The CoreU1PHY will then assert u1\_rx\_soc high, indicating that the first word of the cell transfer is active on the bus. Once a transfer has begun, all 53 or 54 bytes of the cell are transferred without interruption.

If polling during the current transfer indicates that there are no more cells available, or if the link-layer is unable to receive another cell from the CoreU1PHY, the link-layer may de-select the physical interface by de-asserting u1\_rx\_en after receiving the last byte of the current cell, as illustrated in Figure 7.





If the link-layer continues to enable the CoreU1PHY during the last two bytes of the current cell transfer, and one or more complete ATM cells are ready to be transferred (u1\_rx\_avail is high), the CoreU1PHY will send back-to-back cells, as shown in Figure 8. If the user interface indicates r\_avail low (no data to send), but the link layer continues to assert U1\_rx\_en low, the CoreU1PHY interface will remain idle until r\_avail is asserted high on the user interface and another cell transfer begins.



Figure 8 • RX Back-to-Back Transfer

# **User Interface**

The user interface can connect directly to Actel's CoreATMBUF3 cell buffer, an intellectual property core that provides buffering for up to three 54-byte ATM cells in each direction (Figure 1 on page 1). Alternatively, the designer may choose to connect his/her own cell buffer or user logic function directly to the user interface. The signals associated with the user interface are summarized in Table 3.

Table $3$ •	User Interface	Signals
-------------	----------------	---------

Signal	Туре	Description
reset	in	Active high – resets all registers
xlate	in	53 / 54-byte cell size control
w_avail	in	Active high – user ready to receive
w_phy_act	out	Active high physical selected
w_enable	out	Active high data enable
w_adr	out	5-bit word count
w_data	out	16-bit data bus
r_avail	in	Active high – user ready to send
r_buf_en	out	Active high read enable
r_adr	out	5-bit word count
r_data	in	16-bit data bus



When reset is asserted high, all registers in the CoreU1PHY are cleared. They will remain in this state as long as reset is asserted.

If the xlate input is low, the CoreU1PHY will transfer data to/from the link-layer device as 53-byte ATM cells. On ingress (TX), the CoreU1PHY will duplicate the fifth byte of the ATM header and insert it as the sixth byte (UDF2) in order to create a standard 54-byte ATM cell on the user 'write' interface. Conversely, the CoreU1PHY will accept a standard 54-byte cell at the user 'read' interface and drop the sixth byte during transfer to the egress (RX) interface. If xlate is high, no translation is performed; 54-byte cells are transferred on all interfaces.

The user interface is divided into write (TX) and read (RX) interfaces. The control signals and data for the write interface are associated with the u1\_tx\_clk, while control signals and data for the read interface are associated with the u1\_rx\_clk.

Each interface is controlled from the user logic by the w\_avail and r\_avail signals, respectively.

When the cell buffer or user logic is ready to receive or send a cell on either interface, the user must assert  $x_avail$  high. In turn, this will cause the CoreU1PHY to assert  $u1_x_clav$  to the link-layer device.

### Write Interface (ingress)

Whenever the link-layer asserts  $u1_tx_en low$ , the w\_phy\_act signal is asserted high to indicate that the ingress user interface is active. The w\_enable signal will remain low until the link-layer begins to transfer a cell. Since the CoreU1PHY translates from 8-bit data at the UTOPIA interface to 16-bit data at the user interface, w\_enable is asserted for one clock cycle while a data word is valid. W\_adr is incremented on the next rising-edge of  $u1_tx_clk$ , and then w\_enable is de-asserted for one clock cycle (except during insertion of the UDF2 byte, as shown in Figure 9). W\_adr increments from 00 to 1B hex (27 words).



Figure 9 • Write Interface Cell Transfer

If the address resets to 00 hex before reaching 1B hex, the cell transfer was interrupted by the link-layer and the previous bytes of the cell should be dropped. When w\_adr reaches 1B hex, a complete 54-byte cell has been received. The w\_adr will reset to 00 hex and w\_enable is de-asserted until another cell transfer begins. The w\_phy\_act signal is not de-asserted unless the link-layer de-selects the CoreU1PHY by asserting u1\_tx\_en high.

#### **Read Interface (egress)**

When r\_avail is asserted high at the user interface and the u1\_rx\_en signal is asserted low by the link-layer, the CoreU1PHY will begin accepting data on the user interface. Once a cell transfer has begun, the CoreU1PHY will transfer 27 words of data regardless of the state of r\_avail. The CoreU1PHY asserts r\_buf\_en high, expecting to accept data at the r\_data inputs on the next rising-edge of u1\_rx\_clk as illustrated in Figure 10.



Figure 10 • Read Interface Cell Transfer

The CoreU1PHY provides r\_adr as a word count (00 to 1B hex) and increments whenever the core accepts data at the r\_data pins. Since the CoreU1PHY translates from 16-bit data at the user interface to 8-bit data at the UTOPIA interface, r\_buf\_en is asserted for one clock cycle, data is accepted on the following rising edge of u1\_rx\_clk, and the r\_adr is incremented.

Then r\_buf\_en is de-asserted for one clock cycle except after the third data word when xlate is low (53-byte mode), or when a back-to-back read operation is needed in order to get the first payload byte in time.

The cycle is repeated until r\_adr reaches 1B hex and the last two bytes of the ATM cell are sent. At this point, r\_adr is reset to 00 hex, and if r\_avail indicates that another cell is immediately available, and u1\_rx\_en remains low, the CoreU1PHY will immediately begin sending the next cell as shown in Figure 11 on page 5. Otherwise, r\_buf\_en remains low until the CoreU1PHY begins to transmit another cell.



Figure 11 • Back-to-Back Read Cell Transfer

# **Ordering Information**

The CoreU1PHY can be ordered through your local Actel sales representative. Order it using the base part number below with the appropriate option code inserted from Table 4. All four options include both VHDL and Verilog netlists, testbench source files, and simulation models targeting both  $ProASIC^{PLUS}$  and Axcelerator device families.

CoreU1PHY-XX, where XX is:

Table 4	•	Ordering	Option	Codes
---------	---	----------	--------	-------

Option Code	Description
SN	Single-use netlist, restricted to Actel devices
AN	Unlimited-use netlist, restricted to Actel devices
AR	Unlimited-use RTL, restricted to Actel devices
UR	Unlimited RTL, unrestricted use
EV	Evaluation version



#### **List of Changes**

The following table lists critical changes that were made in the current version of the document.

Previous version	Changes in current version (v2.0)	Page
------------------	-----------------------------------	------

# **Datasheet Categories**

# **Product Definition**

This version of the datasheet is the definition of the product. A prototype may or may not be available. Data presented is subject to significant changes.

#### Advanced

This version of the datasheet provides nearly complete information for a prototype IP product. Code is fully operational, but may not support all features expected in the production release. A prototype core and a preliminary testbench are available.

#### **Production (unmarked)**

This version of the datasheet contains complete information on the final core. All components are fully operational and the core has been thoroughly verified.

All other trademarks are the property of their owners. Actel and the Actel logo are registered trademarks of Actel Corporation.



http://www.actel.com

# Actel Europe Ltd.

Maxfli Court, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Tel: +44-(0)1276-401450 Fax: +44-(0)1276-401490

# Actel Corporation

955 East Arques Avenue Sunnyvale, California 94086 USA **Tel:** 408-739-1010 **Fax:** 408-739-1540 Actel Asia-Pacific EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Tel: +81-(0)3-3445-7671 Fax: +81-(0)3-3445-7668