Viewlogic_® Powerview

Interface Guide





UNIX® Environments

Actel Corporation, Sunnyvale, CA 94086

© 1998 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 5579003-2

Release: May 1999

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks Actel and the Actel logotype are registered trademarks of Actel Corporation.

Adobe and Acrobat Reader are registered trademarks of Adobe Systems, Inc.

Cadence is a registered trademark of Cadence Design Systems, Inc.

Mentor Graphics is registered trademark of Mentor Graphics, Inc.

Synopsys is a registered trademark of Synopsys, Inc.

Verilog is a registered trademark of Open Verilog International.

Viewlogic, ViewSim, and ViewDraw are registered trademarks and MOTIVE and SpeedWave are trademarks of Viewlogic Systems, Inc.

UNIX is a registered trademark of X/Open Company Limited.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.

Table of Contents

	Introduction
	Document Organization
	Document Assumptions
	Document Conventions
	Actel Manuals
	On-Line Help
1	Setup
	Software Requirements
	System Setup
	Actel Libraries
	Migration Libraries
	Compiling Actel VITAL Libraries
	Project Setup
2	Actel-Viewlogic Design Flow
	Schematic-Based Design Flow Illustrated
	Schematic-Based Design Flow Overview
	VHDL Synthesis-Based Design Flow Illustrated 10
	VHDL Synthesis-Based Design Flow Overview
3	Actel-Viewlogic Design Considerations
	Schematic Naming Conventions
	Adding Power and Ground
	Adding Pins to the Design
	Generating a Top-Level Symbol
	Buried I/O
	Sheets and Symbols
	Assigning Pins in a Schematic
	Adding ACTgen Macros
	Adding ACTmap Blocks
	Generating an EDIF Netlist
	Generating a Structural VHDL Netlist

4	Simulation Using ViewSim	21
	Functional Simulation	1
	Timing Simulation	1
	Multichip Simulation	2
5	Simulation Using SpeedWave	:5
	Behavioral Simulation	5
	Structural Simulation	6
	Timing Simulation	:7
A	Product Support	:9
	Actel U.S. Toll-Free Line	9
	Customer Service	29
	Customer Applications Center	0
	Guru Automated Technical Support	0
	Web Site	0
	FTP Site	
	Electronic Mail	1
	Worldwide Sales Offices	2
	Index	3

List of Figures

Actel-Viewlogic Schematic-Based Design Flow					. 7
Actel-Viewlogic VHDL Synthesis-Based Design Flow					10
Adding Pins to a design			•	•	15
Input/Output Ports					16
Directory Structure for Multichip Simulation					23

Introduction

The *Viewlogic Powerview Interface Guide* contains information about using the Viewlogic Powerview CAE software tools with the Actel Designer Series FPGA development software tools to create designs for Actel devices. Refer to the *Designing with Actel* manual for additional information about using the Designer series software and the Viewlogic documentation for additional information about using the Powerview software.

Document Organization

The *Viewlogic Powerview Interface Guide* is divided into the following chapters:

Chapter 1 - Setup contains information and procedures about setting up the Powerview software for use in creating Actel designs.

Chapter 2 - Design Flow illustrates and describes the design flow for creating Actel designs using the Powerview and Designer Series software.

Chapter 3 - Actel-Viewlogic Design Considerations contains information and procedures to assist you in creating Actel designs with the Powerview and Designer Series software.

Chapter 4 - Simulation Using ViewSim® contains information and procedures about simulating Actel designs with ViewSim.

Chapter 5 - Simulation Using SpeedWave[™] contains information and procedures about simulating Actel designs with SpeedWave.

Appendix A - Product Support provides information about contacting Actel for customer and technical support.

Document Assumptions

The information in this guide is based on the following assumptions:

- 1. You have installed the Designer Series software.
- 2. You have installed the Powerview software.

- 3. You are familiar with UNIX workstations and operating systems.
- 4. You are familiar with FPGA architecture and FPGA design software.

Document Conventions

The following conventions are used throughout this manual.

Information that is meant to be input by the user is formatted as follows:

keyboard input

The contents of a file is formatted as follows:

file contents

Messages that are displayed on the screen appear as follows:

Screen Message

The <act_fam> variable represents an Actel device family. To reference an actual family, substitute the name of the Actel device when you see this variable. Available families are act1, act2 (for ACT 2 and 1200XL devices), act3, 3200dx, 40mx, 42mx, and 54sx.

The <vhd_fam> variable represents Compiled VHDL libraries. To reference an actual compiled library, substitute the name of the library (act1, act2 (for ACT 2 and 1200XL devices), act3, a3200dx, a40mx, a42mx, and a54sx) when you see this variable. Compiled VHDL libraries must begin with an alpha character.

Actel Manuals

The Designer Series software includes printed and on-line manuals. The on-line manuals are in PDF format on the CD-ROM in the "/manuals" directory. These manuals are also installed onto your system when you install the Designer software. To view the on-line manuals, you must install Adobe® Acrobat Reader® from the CD-ROM. The Designer Series includes the following manuals, which provide additional information on designing Actel FPGAs:

Designing with Actel. This manual describes the design flow and user interface for the Actel Designer Series software, including information about using the ACTgen Macro Builder and ACTmap VHDL Synthesis software.

Actel HDL Coding Style Guide. This guide provides preferred coding styles for the Actel architecture and information about optimizing your HDL code for Actel devices.

ACTmap VHDL Synthesis Methodology Guide. This guide contains information, optimization techniques, and procedures to assist designers in the design of Actel devices using ACTmap VHDL.

Silicon Expert User's Guide. This guide contains information and procedures to assist designers in the use of Actel's Silicon Expert tool.

DeskTOP Interface Guide. This guide contains information about using the integrated VeriBest® and Synplicity® CAE software tools with the Actel Designer Series FPGA development tools to create designs for Actel Devices.

Cadence Interface Guide. This guide contains information and procedures to assist designers in the design of Actel devices using Cadence CAE software and the Designer Series software.

Mentor Graphics Interface Guide. This guide contains information and procedures to assist designers in the design of Actel devices using Mentor Graphics CAE software and the Designer Series software.

MOTIVE[™] Static Timing Analysis Interface Guide. This guide contains information and procedures to assist designers in the use of the MOTIVE software to perform static timing analysis on Actel designs.

Synopsys® Synthesis Methodology Guide. This guide contains preferred HDL coding styles and information and procedures to assist designers in the design of Actel devices using Synopsys CAE software and the Designer Series software.

Viewlogic Powerview Interface Guide. This guide contains information and procedures to assist designers in the design of Actel

Introduction

devices using Powerview CAE software and the Designer Series software.

Viewlogic Workview Office Interface Guide. This guide contains information and procedures to assist designers in the design of Actel devices using Workview Office CAE software and the Designer Series software.

VHDL Vital Simulation Guide. This guide contains information and procedures to assist designers in simulating Actel designs using a Vital compliant VHDL simulator.

Verilog Simulation Guide. This guide contains information and procedures to assist designers in simulating Actel designs using a Verilog simulator.

Activator and APS Programming System Installation and User's Guide. This guide contains information about how to program and debug Actel devices, including information about using the Silicon Explorer diagnostic tool for system verification.

Silicon Sculptor User's Guide. This guide contains information about how to program Actel devices using the Silicon Sculptor software and device programmer.

Silicon Explorer Quick Start. This guide contains information about connecting the Silicon Explorer diagnostic tool and using it to perform system verification.

Designer Series Development System Conversion Guide UNIX® *Environments.* This guide describes how to convert designs created in Designer Series versions 3.0 and 3.1 for UNIX to be compatible with later versions of Designer Series.

Designer Series Development System Conversion Guide Windows Environments. This guide describes how to convert designs created in Designer Series versions 3.0 and 3.1 for Windows to be compatible with later versions of Designer Series.

Actel FPGA Data Book. This guide contains detailed specifications on Actel device families. Information such as propagation delays, device package pinout, derating factors, and power calculations are found in this guide. *Macro Library Guide.* This guide provides descriptions of Actel library elements for Actel device families. Symbols, truth tables, and module count are included for all macros.

A Guide to ACTgen Macros. This Guide provides descriptions of macros that can be generated using the Actel ACTgen Macro Builder software.

On-Line Help

The Designer Series software comes with on-line help. On-line help specific to each software tool is available in Designer, ACTgen, ACTmap, Silicon Expert, Silicon Explorer, Silicon Sculptor, and APSW.

Setup

This chapter contains information about setting up the Powerview software to create designs for Actel devices. Refer to the Viewlogic documentation for additional information about setting up Powerview.

Software Requirements

The information in this guide applies to the Actel Designer Series software release R2-1998 or later and Viewlogic Powerview. For specific information about which versions are supported with this release, go to the Guru automated technical support system on the Actel Web site (http://www.actel.com/guru) and type the following in the Keyword box:

third party

System Setup

After installing Powerview, make sure the proper environment variables are set in your UNIX shell script. The following are C shell variables. If you are using another shell, adjust the syntax accordingly.

setenv ALSDIR <actel_install_directory>
setenv WDIR <powerview_install_directory>
set path=(\$ALSDIR/bin \$path)

If you use SunOS or Solaris, the following variable must also be set:

setenv LD_LIBRARY_PATH \$ALSDIR/lib

If you use HP-UX, the following variable must also be set:

setenv SHLIB_PATH \$ALSDIR/lib

If you use SpeedWave, the following variable must also be set:

setenv VANTAGE_VSS <vantage_install_directory>

Refer to the *Designing with Actel* manual and the Viewlogic documentation for additional information about setting environment variables.

Actel Libraries

The Actel libraries contain models for each Actel macro in all Actel families for use in Viewlogic. The Actel libraries are sufficient for most cases. Refer to "Migration Libraries" on page 2 for exceptions to using the Actel libraries.

The Powerview software uses a "viewdraw.ini" file to access the Actel libraries. Actel has provided template "viewdraw.ini" files in the "\$ALSDIR/lib/wv/<act_fam>" directories that you can use. If you manually add the paths, they must be the first paths specified in the directories section of your "viewdraw.ini" file.

To access the Actel libraries:

Add the following lines to your "viewdraw.ini" file:

dir [p] .
dir [rm] \$ALSDIR/lib/wv/<act_fam>/cells (ACTELCELLS)
dir [rm] \$ALSDIR/lib/wv/actgen (ACTGEN)
dir [rm] \$ALSDIR/lib/wv/sim (ACTELSIM)
dir [rm] \$WDIR/lib/builtin (builtin)

For example, to configure Powerview to use the ACT 3 family library, replace "<act_fam>" with "act3" in the lines above.

Migration Libraries

In addition to the Actel libraries, Actel provides a set of migration libraries. These libraries contain macros that were supported in earlier versions of the Designer Series software and macros that may be needed to retarget designs from a different Actel family. If you are upgrading from a previous version of Designer and you have existing Actel designs, you must use the migration libraries. Actel does not recommend using the migration libraries on new designs.

The Powerview software uses a "viewdraw.ini" file to access the Actel libraries. Actel has provided template "viewdraw.ini" files in the "\$ALSDIR/lib/wv/<act_fam>" directories that you can use. If you manually add the paths, they must be the first paths specified in the directories section of your "viewdraw.ini" file.

To access the migration libraries:

Add the following lines to your "viewdraw.ini" file:

```
dir [p] .
dir [rm] $ALSDIR/lib/wv/<act_fam>/cells (ACTELCELLS)
dir [rm] $ALSDIR/lib/wv/<act_fam>/migrate (ACTELCELLS)
dir [rm] $ALSDIR/lib/wv/<act_fam>/migrate (ACTELMIGRATE)
dir [rm] $ALSDIR/lib/wv/<act_fam>/migrate (ACTELMODELS)
dir [rm] $ALSDIR/lib/wv/actgen (ACTGEN)
dir [rm] $ALSDIR/lib/wv/sim (ACTELSIM)
dir [rm] $WDIR/lib/builtin (builtin)
```

For example, to configure Powerview to use the ACT 3 family library, replace "<act_fam>" with "act3" in the lines above.

Compiling Actel VITAL Libraries

Before simulating VHDL netlists that reference Actel macros in SpeedWave, you must compile Actel VITAL libraries. Use the following procedure to compile an Actel VITAL library.

- 1. Create a directory called "swave" in the "/\$ALSDIR/lib/vtl/95" directory.
- 2. Change to the "/\$ALSDIR/lib/vtl/95/swave" directory.
- **3.** Create and map the library directory for your simulator. Compiled VITAL library names must begin with an alpha character. Type the following command at the prompt:

vanlibcreate \$ALSDIR/lib/vtl/95/swave/<vhd_fam> <vhd_fam>

For example, to create and map the 40MX library for your simulator, type the following command:

vanlibcreate \$ALSDIR/lib/vt1/95/swave/a40mx a40mx

4. Compile the library. Compiled VITAL library names must begin with an alpha character. Type the following command at the prompt:

analyze -src ../<act_fam>.vhd -lib <vhd_fam> -libieee -lib
\$VANTAGE_VSS/pgm/lib/synopsys.lib

For example, to compile the 40MX library, type the following command:

analyze -src .../40mx.vhd -lib a40mx -libieee -lib \$VANTAGE_VSS/pgm/lib/synopsys.lib

5. (Optional) Compile the migration library. If your are using the migration library, type the following command at the prompt:

analyze -src ../<act_fam>_mig.vhd -lib <vhd_fam> -libieee -lib \$VANTAGE_VSS/pgm/lib/synopsys.lib

For example, to compile the 40MX migration library, type the following command:

analyze -src ../40mx_mig.vhd -lib a40mx -libieee -lib
\$VANTAGE_VSS/pgm/lib/synopsys.lib

Project Setup

You must set up an Actel project in the Viewlogic Project Manager for each Actel design before creating your design in Viewlogic. Use the following procedure to set up an Actel project in Powerview.

- 1. Invoke Powerview.
- **2. Create a project.** Choose the Create command from the Project menu. The Create Project window is displayed.
- **3.** Set the Primary Directory. Type the full path name of your design directory or use the Browse button. A "viewdraw.ini" file and the "pkt," "sch," "sym," and "wir" directories are created.

- **4. Configure the "viewdraw.ini" file.** Add the appropriate paths at the end of the "viewdraw.ini" file as shown in "Actel Libraries" on page 2. You can also copy one of the template "viewdraw.ini" files provided in the "/\$ALSDIR/lib/wv/<act_fam>" directory of the Actel family you are targeting and modify the library paths listed in the last four lines, each beginning with a DIR.
- **5. Verify your Current Project and Current Library paths.** From the Powerview Cockpit, make sure that the Current Project and Current Library under the Tool Status point to the primary directory.

Actel-Viewlogic Design Flow

This chapter illustrates and describes the design flow for creating Actel designs using the Powerview and Designer Series software.

Schematic-Based Design Flow Illustrated

Figure 2-1 shows the schematic-based design flow for creating an Actel device using the Powerview and Designer Series software¹.



Figure 2-1. Actel-Viewlogic Schematic-Based Design Flow

1. Actel-specific utilities/tools are denoted by the grey boxes in Figure 2-1.

Schematic-Based Design Flow Overview

The Actel-Viewlogic schematic-based design flow has four main steps; design creation/verification, design implementation, programming, and system verification. These steps are described in the following sections.

Design Creation/ Verification During design creation/verification, a schematic representation of a design is captured using the Viewlogic ViewDraw software. After design capture, a pre-layout (functional) simulation can be performed with the Viewlogic ViewSim software. Finally, an EDIF netlist is generated for use in Designer.

Schematic Capture

Enter your schematic in ViewDraw. Refer to chapter 3, "Actel-Viewlogic Design Considerations" on page 15 and the Viewlogic documentation for information about using ViewDraw.

Functional Simulation

Perform a functional simulation of your design using ViewSim before generating an EDIF netlist for place and route. Functional simulation verifies that the logic of the design is correct. Unit delays are used for all gates during functional simulation. Refer to "Functional Simulation" on page 21 and the Viewlogic documentation for information about performing functional simulation.

EDIF Netlist Generation

After you have captured and verified your design, you must generate an EDIF netlist for place and route in Designer. Refer to "Generating an EDIF Netlist" on page 19 for information about generating an EDIF netlist.

Design Implementation

During design implementation, a design is placed and routed using Designer. Additionally, static timing analysis can be performed on a design in Designer with the DT Analyze tool. After place and route, post-layout (timing) simulation is performed with the Viewlogic ViewSim software.

Place and Route

Use Designer to place and route your design. Make sure you specify VIEWLOGIC as the Edif Flavor and Generic as the Naming Style when importing the EDIF netlist into Designer. Refer to the *Designing with Actel* manual for information about using Designer.

Static Timing Analysis

Use the DT Analyze tool in Designer to perform static timing analysis on your design. Refer to the *Designing with Actel* manual for information about using DT Analyze.

Timing Simulation

Perform a timing simulation of your design using ViewSim after placing and routing it in Designer. Timing simulation requires information extracted and back annotated from Designer. Refer to "Timing Simulation" on page 21 and the Viewlogic documentation for information about performing timing simulation.

Programming Program a device with programming software and hardware from Actel or a supported 3rd party programming system. Refer to the *Designing with Actel* manual and the *Activator and APS Programming System Installation and User's Guide* or *Silicon Sculptor User's Guide* for information about programming an Actel device.

System Verification You can perform system verification on a programmed device using the Actel Silicon Explorer diagnostic tool. Refer to the *Activator and APS Programming System Installation and User's Guide* or *Silicon Explorer Quick Start* for information about using the Silicon Explorer.

VHDL Synthesis-Based Design Flow Illustrated

Figure 2-2 shows the VHDL synthesis-based design flow for an Actel device using the Powerview and Designer Series software¹.



Figure 2-2. Actel-Viewlogic VHDL Synthesis-Based Design Flow

^{1.} Actel-specific utilities/tools are denoted by the grey boxes in Figure 2-2.

VHDL Synthesis-Based Design Flow Overview

The Actel-Viewlogic VHDL synthesis-based design flow has four main steps; design creation/verification, design implementation, programming, and system verification. These steps are described in the following sections.

Design Creation/ Verification During design creation/verification, a design is captured in an RTLlevel (behavioral) VHDL source file. After capturing the design, a behavioral simulation of the VHDL file can be performed with the Viewlogic SpeedWave software to verify that the VHDL code is correct. The code is then synthesized into a structural VHDL netlist. After synthesis, a structural simulation of the design can be performed. Finally, an EDIF netlist is generated for use in Designer and a VHDL structural netlist is generated for structural and timing simulation in SpeedWave.

VHDL Design Source Entry

Enter your design source using a text editor or a context-sensitive VHDL editor. Your VHDL design source can contain RTL-level constructs as well as instantiations of structural elements, such as ACTgen macros.

Behavioral Simulation

Perform a behavioral simulation of your design before synthesis. Behavioral simulation verifies the functionality of your VHDL code. Typically, unit delays are used and a standard VHDL test bench can be used to drive simulation. Refer to "Behavioral Simulation" on page 25 and the Viewlogic documentation for information about performing behavioral simulation.

Synthesis

After you have created your behavioral VHDL source file, you must synthesize it before placing and routing it in Designer. Synthesis transforms the behavioral VHDL file into a gate-level netlist and optimizes the design for a target technology. Refer to the documentation included with your synthesis tool for information about performing design synthesis.

EDIF Netlist Generation

After you have created, synthesized, and verified your design, you must generate an EDIF netlist for place and route in Designer. This EDIF netlist is also used to generate a structural VHDL netlist. Refer to "Generating an EDIF Netlist" on page 19 for information about generating an EDIF Netlist.

Structural VHDL Netlist Generation

Generate a structural VHDL netlist from your EDIF netlist for use in structural and timing simulation by either exporting it from Designer or by using the Actel "edn2vhdl" program. Refer to "Generating a Structural VHDL Netlist" on page 19 for information about generating a structural VHDL netlist.

Structural Simulation

Perform a structural simulation of your design before placing and routing it. Structural simulation verifies the functionality of your postsynthesis structural VHDL netlist. Unit delays included in the compiled Actel VHDL libraries are used for every gate. Refer to "Structural Simulation" on page 26 and the Viewlogic documentation for information about performing structural simulation.

Design Implementation

During design implementation, a design is placed and routed using Designer. Additionally, static timing analysis can be performed on a design in Designer with the DT Analyze tool. After place and route, post-layout (timing) simulation is performed with the Viewlogic SpeedWave software.

Place and Route

Use Designer to place and route your design. Make sure to specify GENERIC (or VIEWLOGIC if you are using a Viewlogic synthesis tool) as the Edif Flavor and VHDL as the Naming Style when importing the EDIF netlist into Designer. Refer to the *Designing with Actel* manual for information about using Designer.

Static Timing Analysis

Use the DT Analyze tool in Designer to perform static timing analysis of your design. Refer to the *Designing with Actel* manual for information about using DT Analyze.

Timing Simulation

Perform a timing simulation of your design after placing and routing it. Timing simulation requires information extracted from Designer, which overrides unit delays in the compiled Actel VHDL libraries. Refer to "Timing Simulation" on page 27 and the Viewlogic documentation for information about performing timing simulation.

Programming

Program a device with programming software and hardware from Actel or a supported 3rd party programming system. Refer to the *Designing with Actel* manual and the *Activator and APS Programming System Installation and User's Guide* or *Silicon Sculptor User's Guide* for information about programming an Actel device.

System Verification

You can perform system verification on a programmed device using the Actel Silicon Explorer diagnostic tool. Refer to the *Activator and APS Programming System Installation and User's Guide* or *Silicon Explorer Quick Start* for information about using the Silicon Explorer.

Actel-Viewlogic Design Considerations

This chapter contains information and procedures to assist you in creating Actel designs with Viewlogic Powerview software. This includes schematic design considerations and netlist generation procedures.

Schematic Naming Conventions

Use only alphanumeric and underscore "_" character for schematic net and instance names. Do not use asterisks, forward and backward slashes, spaces, or periods.

Adding Power and Ground

To add power or ground signals in the schematic, use the Actel VCC or GND symbols. You can also label the nets as VDD or GND.

Adding Pins to the Design

Add pins to the top-level schematic of the design by using the I/O buffer macros with a dangling net attached to the pad, as shown in Figure 3-1. The label on the dangling net becomes the I/O pin name.



Figure 3-1. Adding Pins to a design

Chapter 3: Actel-Viewlogic Design Considerations

Generating a Top-Level Symbol

When generating a top-level symbol, ViewGen looks for an In or Out port. The convention is illustrated in Figure 3-2. ViewGen does not generate symbols for schematics without IN/OUT ports. The IN/OUT ports are found in the "\$ALSDIR/lib/wv/asicbin" directory.



Figure 3-2. Input/Output Ports

Buried I/O

I/O macros can be buried in the design hierarchy.

Sheets and Symbols

A multiple-page design is composed of more than one schematic file or <design>.n file in the schematic directory. For a multiple-page design, each sheet is treated as a part of a top-level schematic and is not considered a hierarchy level.

Assigning Pins in a Schematic

Nets in your schematic that have the "PIN" attribute assigned to them in ViewDraw are automatically assigned to that pin during design implementation in Designer.

To assign the "PIN" attribute to a net in ViewDraw:

- 1. Select the net to assign pin information.
- **2.** Add a Pin attribute to the net. Select the Attr command from the Add menu. The Add Attribute dialog box is displayed. Type the following in the Attribute box:

pin=<valid_pin_number>

Click OK.

Note: This procedure assigns the pin name to the signal net in the netlist. If you use this method to fix pins, and you change your pin assignments in PinEdit, you will not be able to back annotate. PinEdit does not change netlist information.

Adding ACTgen Macros

The ACTgen Macro Builder can automatically generate symbols that can be added to your schematic. The following steps describe the procedure.

- 1. Invoke ACTgen.
- 2. Select the family, macro type, and macro options.
- **3.** Generate your macro as a Viewlogic symbol. Make sure that you specify Viewlogic as the Netlist/CAE Formats in the Generate Macro dialog box.
- **4.** Add the macro as a component in the schematic. Refer to the Viewlogic documentation for information about adding components to a schematic.

Refer to the *Designing With Actel* manual or the ACTgen on-line help for additional information about using ACTgen.

Chapter 3: Actel-Viewlogic Design Considerations

Adding ACTmap Blocks

The ACTmap VHDL Synthesis tool can generate symbols from VHDL blocks that can be added to your schematic. The following steps describe the procedure.

- 1. Invoke ACTmap.
- **2. Open the ACTmap VHDL Compiler window.** Select the VHDL Compiler command from the File menu.
- **3.** Compile your VHDL block and generate an EDIF netlist. Type the name of your design in the Source Design box or use the Browse button. Specify Block as the Mode, select options, and click the Run button. The Main window displays a report of the compilation process.
- **4. Translate the EDIF netlist to a Viewlogic symbol.** Click the Translate button in the ACTmap VHDL Compile window. Type the name of your VHDL block in the Source Design box or use the Browse button. Specify Viewlogic as the Output Format, select options, and click the Run button.
- **5. Set VL options.** In the Set VL dialog box, make sure the symbol check box is marked. The other check boxes are optional. Click OK.
- **6.** Add the block as a component in the schematic. Refer to the Viewlogic documentation for information about adding components to a schematic.
 - Note: ACTmap supports hierarchical EDIF output, but the symbol generator only creates the top level symbol.

Refer to the *Designing with Actel* manual, the *ACTmap VHDL Synthesis Methodology Guide*, or the ACTmap on-line help for additional information about using ACTmap.

Generating an EDIF Netlist

The EDIF netlist is used for place and route in Designer. To generate an EDIF netlist from Powerview, choose the following options in the Powerview "edifneto" window:

Select type:	Hierarchical netlist						
Wire file name:	<design_name></design_name>						
Level:	Hard						
Output filename:	<design_name>.edn</design_name>						
Port/Supply type config file:	ediftype.cfg						

To generate an EDIF netlist from a synthesis-based design:

Refer to the documentation included with your synthesis tool for information about generating an EDIF netlist.

Generating a Structural VHDL Netlist

You can generate a structural VHDL netlist from your EDIF netlist by either exporting it from Designer or by using the "edn2vhdl" program. The structural VHDL netlist generated by Designer and the "edn2vhdl" use std_logic for all ports. The bus ports are in the same bit order as they appear in the EDIF netlist.

Note: If you are using ACTmap, use it to generate the structural VHDL netlist.

To generate a structural VHDL netlist using Designer:

- 1. Invoke Designer.
- 2. Import your EDIF netlist. Select the Import Netlist command from the File menu. The Import Netlist dialog box is displayed. Specify EDIF as the Netlist Type, GENERIC (or VIEWLOGIC if you are using a Viewlogic synthesis tool) as the Edif Flavor, and VHDL as the Naming Style. Type the full path name of your EDIF netlist or use the Browse button to select your design. Click OK.

Chapter 3: Actel-Viewlogic Design Considerations

3. Export a structural VHDL netlist. Select the Export command from the File menu. The Export dialog box is displayed. Specify Netlist File as the File Type and VHDL as the Format. Click OK.

To generate a structural VHDL netlist using edn2vhdl:

- 1. Change to the directory that contains the EDIF netlist.
- 2. Type the following command at the prompt:

edn2vhdl fam:<act_fam> <design_name>

Simulation Using ViewSim

This chapter describes the procedures for performing functional and timing simulations of your Actel design using the Viewlogic ViewSim simulation tool.

Functional Simulation

Use the following procedure to perform a functional simulation of an Actel design:

- **1.** Select your Actel project in the Powerview Cockpit. If you have not created or setup your project, go to "Project Setup" on page 4 for the procedure.
- 2. Open the ViewSim Wirelister dialog box. Invoke VSM from the Powerview Cockpit.
- **3.** Generate a simulation (.vsm) wirelist. Type in the design name and click OK. A simulation wirelist is generated.
- **4. Simulate the design.** Invoke ViewSim from the Powerview Cockpit. Type in the design name in the Design Name box and click OK.

Refer to the Viewlogic documentation for additional information about performing simulation with ViewSim.

Timing Simulation

Use the following procedure to perform a timing simulation of an Actel design:

- **1. Place and route your design in Designer.** Refer to the *Designing with Actel* manual for information about using Designer.
- 2. Extract timing information for your design. Choose the Extract command from the Tools menu or click the Extract button. The Extract dialog box is displayed. Create a <design_name>.stf file by choosing the GENERIC option from the CAE pull-down menu. Click OK.

Chapter 4: Simulation Using ViewSim

3. Back annotate your delays. Type the following command at the prompt:

del2vl <design_name>

The <design_name>.stf in the current directory is read and a <design_name>.dtb and <design_name>.vsm file is generated for use with ViewSim.

- **4. Select your Actel project in the Powerview Cockpit.** If you have not created or setup your project see "Project Setup" on page 4.
- **5. Simulate the design.** Invoke ViewSim from the Powerview Cockpit. Type in the design name in the Design Name box and click OK.

Refer to the Viewlogic documentation for additional information about performing simulation with ViewSim.

Multichip Simulation

System designs are typically divided into functional modules that are implemented by several Actel devices. To check the functionality of the system, all Actel devices must be simulated together. You can use ViewSim and Designer to perform multichip simulation. Use the following procedure to perform a multichip simulation of an Actel design:

Note: Because the viewdraw.ini file uses the same alias for all Actel families, you can only simulate multiple Actel devices of the same family.

1. Create a top level schematic and instantiate the individual chip designs. This example, assumes there are three designs with instance names "chip1," "chip2," and "chip3." The name of the top level schematic is "top." Figure 4-1 depicts the directory structure

\top \sch \wir viewdraw.ini \sym **Designer Series** design files chip1.1 chip1.1 chip1.1 chip2.1 chip2.1 chip2.1 chip3.1 chip3.1 chip3.1 top.1 top.1

for this example. Names written in normal text represent file names and those in bold text represent directory names.



Note: This example only contains single-sheet schematics for each design. Similar procedures apply to multiple-sheet designs.

- 2. Place and route your design in Designer. Refer to the *Designing with Actel* manual for information about using Designer.
- **3. Extract timing information for your design.** Choose the Extract command from the Tools menu or click the Extract button. The Extract dialog box is displayed. Create a "chip1.stf" file by choosing the GENERIC option from the CAE pull-down menu. Click OK. Repeat for "chip2.stf" and "chip3.stf."
- **4. Back annotate your delays.** Make sure you are in the "\top" directory and Type the following command at the prompt:

del2vl chip1

The "chip1.stf" file is read and a "chip1.dtb" and "chip1.vsm" file is generated. Repeat for the "chip2.stf" and "chip3.stf" files.

Chapter 4: Simulation Using ViewSim

5. Create a "top.dtb" file for the top level schematic. The top level DTB file should include the following lines:

```
.ba
c chipl
a dtb=chipl.dtb
c chip2
a dtb=chip2.dtb
c chip3
a dtb=chip3.dtb
.ab
```

The "c" lines above specifies instance names, such as "chip1." If you haven't labeled an instance, you can use the default handle name of an instance, "\$1I38" as it appears in your top-level schematic. Also, the individual DTB files should reside in the top level design directory, "top."

- **6. Run ViewVSM on "top.dtb."** Reference the "top.dtb" file in the VSM pop-up dialog box. The VSM program processes the DTB files for each chip and creates the "top.vsm" file with back annotated post-layout timing delays.
- 7. **Simulate "top.vsm."** Invoke ViewSim from the Powerview Cockpit. Type "top.vsm" in the Design Name box and click OK.

Refer to the Viewlogic documentation for additional information about performing simulation with ViewSim.
Simulation Using SpeedWave

This chapter describes the procedures for performing simulations on an Actel design using the Viewlogic SpeedWave simulation tool.

Behavioral Simulation

Use the following procedure to perform a behavioral simulation of an Actel design:

- Note: When installing the Viewlogic SpeedWave simulator, you have the option of installing a standard IEEE library or the Synopsys version.You must install the Synopsys libraries for compatibility with Actel VITAL libraries and you must include the Synopsys library in your invocations. The commands in this guide use the Synopsys version of the IEEE libraries.
- **1. Create a working directory.** Type the following command at the prompt:

vanlibcreate ./user.lib user

2. Create a soft link to the synthesis library. Type the following command at the prompt:

ln -s \$VANTAGE_VSS/pgm/libs/synopsys.lib synopsys

3. Analyze your behavioral VHDL design files and test bench. Type the following commands at the prompt:

analyze -src <design_name>.vhd -lib user.lib -libieee -lib
synopsys
analyze -src <vhdl_test_bench>.vhd -lib user.lib -libieee
-lib synopsys

4. Map to the Actel VITAL and FPGA libraries. If any Actel macros are instantiated in your VHDL source, you must add the following switches when analyzing your VHDL design files:

analyze -src <design_name>.vhd -lib user.lib -lib \$ALSDIR/ lib/vtl/95/swave/<vhd_fam> -libieee -lib synopsys Add the following lines to your VHDL design files to reference the Actel Family library in your VHDL design files:

library <vhd_fam>;
use <vhd_fam>.components.all;

5. Simulate your design. Type the following command at the prompt:

vbsim -cfg <configuration_name> -until complete -lib user.lib -libieee -lib synopsys

If any Actel macros are instantiated in your VHDL source, you must simulate using the compiled Actel VHDL library for that family. For example, to simulate a configuration named "cfg_tb_behavior" for a 40MX device, type the following command at the prompt:

vbsim -cfg cfg_tb_behavior -until complete -lib user.lib -libieee -lib synopsys -lib \$ALSDIR/lib/vtl/95/swave/a40mx

Refer to the Viewlogic documentation for additional information about performing simulation with SpeedWave.

Structural Simulation

Use the following procedure to perform a structural simulation of an Actel design:

- **1. Synthesize your design.** Refer to the documentation included with your synthesis tool for information about synthesis.
- 2. Analyze the structural VHDL netlist and the test bench. If you have not already generated a structural VHDL netlist, go to "Generating a Structural VHDL Netlist" on page 19 for the procedure. Type the following commands at the prompt to analyze the VHDL netlist and test bench:

analyze -src <design_name>.vhd -lib user.lib -lib \$ALSDIR/ lib/vtl/95/swave/<vhd_fam> -libieee -lib synopsys

analyze -src <vhdl_test_bench>.vhd -lib user.lib -lib \$ALS-DIR/lib/vtl/95/swave/<vhd_fam> -libieee -lib synopsys **3. Simulate your design.** Type the following command at the prompt:

```
vbsim -cfg <configuration_name> -until complete
-lib user.lib -libieee -lib synopsys -lib $ALSDIR/lib/vtl/
95/swave/<vhd_fam>
```

For example, to simulate a configuration named "cfg_tb_structure" for a 40MX device, type the following command at the prompt:

vbsim -cfg cfg_tb_structure -until complete -lib user.lib libieee -lib synopsys -lib \$ALSDIR/lib/vtl/95/swave/a40mx

Refer to the Viewlogic documentation for additional information about performing simulation with SpeedWave.

Timing Simulation

Use the following procedure to perform a timing simulation of an Actel design:

- **1. Place and route your design in Designer.** Refer to the *Designing with Actel* manual for information about using Designer.
- 2. Extract timing information for your design. Choose the Extract command from the Tools menu or click the Extract button. The Extract dialog box is displayed. Create a <design_name>.sdf file by specifying SDF as the CAE type. Click OK.
- **3. Analyze the structural VHDL netlist and the test bench.** If you have not already generated a structural VHDL netlist, go to "Generating a Structural VHDL Netlist" on page 19 for the procedure. Type the following commands at the prompt to analyze the VHDL netlist and test bench:

```
analyze -src <design_name>.vhd -lib user.lib -lib $ALSDIR/
lib/vtl/95/swave/<vhd_fam> -libieee -lib synopsys
```

analyze -src <vhdl_test_bench>.vhd -lib user.lib -lib
\$ALSDIR/lib/vtl/95/swave/<vhd_fam> -libieee -lib synopsys

Chapter 5: Simulation Using SpeedWave

4. Simulate your design. Type the following command at the prompt:

vbsim -cfg <configuration_name> -until complete -lib user.lib -libieee -lib synopsys -lib \$ALSDIR/lib/vtl/95/ swave/<vhd_fam> -sdf <design_name>.sdf <UUT> -sdfmode [min|typ|max]

In the previous command, the <configuration_name> variable is the name of the configuration that binds the test bench entity and architecture, the <design_name> variable is the name of the top level entity, and the <UUT> variable is the instance of the top level entity in the test bench.

Refer to the Viewlogic documentation for additional information about performing simulation with SpeedWave.

Product Support

Actel backs its products with various support services including Customer Service, a Customer Applications Center, a Web and FTP site, electronic mail, and worldwide sales offices. This appendix contains information about using these services and contacting Actel for service and support.

Actel U.S. Toll-Free Line

Use the Actel toll-free line to contact Actel for sales information, technical support, requests for literature about Actel and Actel products, Customer Service, investor information, and using the Action Facts service.

The Actel Toll-Free Line is (888) 99-ACTEL.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call (408) 522-4480. From Southeast and Southwest U.S.A., call (408) 522-4480. From South Central U.S.A., call (408) 522-4434. From Northwest U.S.A., call (408) 522-4434. From Canada, call (408) 522-4480. From Europe, call (408) 522-4252 or +44 (0) 1256 305600. From Japan, call (408) 522-4743. From the rest of the world, call (408) 522-4743. Fax, from anywhere in the world (408) 522-8044.

Customer Applications Center

The Customer Applications Center is staffed by applications engineers who can answer your hardware, software, and design questions.

All calls are answered by our Technical Message Center. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:30 a.m. to 5 p.m., Pacific Standard Time, Monday through Friday.

The Customer Applications Center number is (800) 262-1060.

European customers can call +44 (0) 1256 305600.

Guru Automated Technical Support

Guru is a Web based automated technical support system accessible through the Actel home page (**http://www.actel.com/guru**/). Guru provides answers to technical questions about Actel products. Many answers include diagrams, illustrations and links to other resources on the Actel Web site. Guru is available 24 hours a day, seven days a week.

Web Site

Actel has a World Wide Web home page where you can browse a variety of technical and non-technical information. Use a Net browser (Netscape recommended) to access Actel's home page.

The URL is **http://www.actel.com**. You are welcome to share the resources we have provided on the net.

Be sure to visit the "Actel User Area" on our Web site, which contains information regarding: products, technical services, current manuals, and release notes.

FTP Site

Actel has an anonymous FTP site located at **ftp://ftp.actel.com**. You can directly obtain library updates, software patches, design files, and data sheets.

Electronic Mail

You can communicate your technical questions to our e-mail address and receive answers back by e-mail, fax, or phone. Also, if you have design problems, you can e-mail your design files to receive assistance. The e-mail account is monitored several times per day.

The technical support e-mail address is **tech@actel.com**.

Appendix A: Product Support

Worldwide Sales Offices

Headquarters

Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 Toll Free: 888.99.ACTEL

Tel: 408.739.1010 Fax: 408.739.1540

US Sales Offices

California

Bay Area Tel: 408.328.2200 Fax: 408.328.2358

Irvine Tel: 949.727.0470 Fax: 949.727.0476

San Diego Tel: 619.938.9860 Fax: 619.938.9887

Thousand Oaks Tel: 805.375.5769 Fax: 805.375.5749

Colorado

Tel: 303.420.4335 Fax: 303.420.4336

Florida

Tel: 407.677.6661 Fax: 407.677.1030

Georgia

Tel: 770.831.9090 Fax: 770.831.0055

Illinois

Tel: 847.259.1501 Fax: 847.259.1572

Maryland

Tel: 410.381.3289 Fax: 410.290.3291

Massachusetts Tel: 978.244.3800 Fax: 978.244.3820

Minnesota

Tel: 612.854.8162 Fax: 612.854.8120

North Carolina

Tel: 919.376.5419 Fax: 919.376.5421

Pennsylvania

-

Tel: 215.830.1458 Fax: 215.706.0680

Texas

Tel: 972.235.8944 Fax: 972.235.965

International Sales Offices

Canada

Suite 203 135 Michael Cowpland Dr, Kanata, Ontario K2M 2E9 Tel: 613.591.2074

Fax: 613.591.0348

France

361 Avenue General de Gaulle 92147 Clamart Cedex

Tel: +33 (0)1.40.83.11.00 Fax: +33 (0)1.40.94.11.04

Germany

Bahnhofstrasse 15 85375 Neufahrn Tel: +49 (0)8165.9584.0

Fax: +49 (0)8165.9584.0

Hong Kong

Suite 2206, Parkside Pacific Place, 88 Queensway

Tel: +011.852.2877.6226 Fax: +011.852.2918.9693

Italy

Via Giovanni da Udine No. 34 20156 Milano

Tel: +39 (0)2.3809.3259 Fax: +39 (0)2.3809.3260

Japan

EXOS Ebisu Building 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150

Tel: +81 (0)3.3445.7671 Fax: +81 (0)3.3445.7668

Korea

135-090, 18th Floor, Kyoung Am Building 157-27 Samsung-dong Kangnam-ku, Seoul

Tel: +82 (0)2.555.7425 Fax: +82 (0)2.555.5779

Taiwan

4F-3, No. 75, Sec. 1, Hsin-Tai-Wu Road, Hsi-chih, Taipei, 221

Tel: +886 (0)2.698.2525 Fax: +886 (0)2.698.2548

United Kingdom

Daneshill House, Lutyens Close Basingstoke, Hampshire RG24 8AG

Tel: +44 (0)1256.305600 Fax: +44 (0)1256.355420

<act_fam> variable viii <vhd_fam> variable viii

Α

Actel Device Families viii FTP Site 31 Manuals viii Project Setup 4 Web Based Technical Support 30 Web Site 30 ACTgen Generating Symbols 17 ACTmap Generating Symbols 18 Adding Pins in a Schematic 16 Pins to a Top-Level Schematic 15 Power and Ground Symbols 15 VHDL Blocks 18 Assigning Nets 16 Pins 16 Assumptions vii

В

Back Annotate 22, 23 DTB File 22, 23 VSM File 22, 24 Behavioral Simulation 11, 25 SpeedWave 11, 25 Buried I/O Macros 16

С

Capturing a Design Schematic-Based 8 VHDL-Based 11 Contacting Actel Customer Service 29 Electronic Mail 31 Technical Support 30 Toll-Free 29 Web Based Technical Support 30 Conventions viii <act_fam> variable viii <vhd_fam> variable viii Creating Macros 17 SDF File 27 STF File 21, 23 Customer Service 29

D

Dangling Net 15 Design Creation/Verification 8, 11 **Behavioral Simulation 11** EDIF Netlist Generation 8, 12 **Functional Simulation 8** Schematic Capture 8 Structural Netlist Generation 12 Structural Simulation 12 Synthesis 11 VHDL Source Entry 11 Design Flow Design Creation/Verification 8, 11 **Design Implementation 8, 12** Schematic-Based 8-9 VHDL Synthesis-Based 11-13 Design Implementation 8, 12 Place and Route 9, 12 Timing Analysis 9, 13 Timing Simulation 9, 13

Design Layout 9, 12 Design Synthesis 11 Designer DT Analyze Tool 9, 13 Extracting Timing Information 21, 23, 27 GENERIC Option 12, 21, 23 Place and Route 9, 12 SDF Option 27 Software Installation Directory 1 Timing Analysis 9, 13 VHDL Option 12 Device Debugging 9, 13 Device Families viii Device Programming 9, 13 Document Assumptions vii Document Conventions viii Document Organization vii DT Analyze Static Timing Analysis 9, 13 DTB file 22, 23

Ε

EDIF Netlist Generation 19 Schematic-Based 8 Synthesis-Based 12 edn2vhdl 20 Electronic Mail 31 Extracting Timing Information 21, 23, 27

F

Fixing Pins 17 Functional Simulation 8, 21 ViewSim 8, 21

G

Gate-Level Netlist 11

Generating DTB File 22, 23, 24 EDIF Netlist 8, 12, 19 Gate-Level Netlist 11 Simulation Wirelist 21, 24 Structural Netlist 12, 19 Top-Level Symbol 16 VSM File 21, 22, 24 Generating Symbols ACTgen 17 ACTmap 18 GENERIC Option 12, 21, 23 GND 15

I

I/O Macros 16 In/Out Ports 16 Installation Directory Designer 1 Powerview 1 Instance Name 24

L

Library Configuration 2

Μ

Macros 17 Multichip Simulation 22–24 Directory Structure 22 Multiple-Sheet Schematic 16, 23

Ν

Netlist Generation EDIF 8, 12 Gate-Level 11 Structural 12, 19

0

On-Line Help xi

Ρ

Pin Attribute 16 PinEdit 17 Pins Assigning 17 Back Annotate 17 PinEdit 17 Pins, Assigning 16 Place and Route 9, 12 Post-Synthesis Simulation 13 Powerview Project Setup 4 Software Installation Directory 1 Product Support 29–32 **Customer Applications Center 30** Customer Service 29 Electronic Mail 31 FTP Site 31 **Technical Support 30** Toll-Free Line 29 Web Site 30 Programming a Device 9, 13 Project Setup 4 Powerview 4

R

Related Manuals viii Required Software 1

S

Schematic Capture 8 Schematic Design Considerations 15–17 Adding Pins in a Schematic 16

Adding Pins to a Top-Level Schematic 15 Adding Power and Ground 15 Adding VHDL Blocks 18 Creating Macros 17 Generating a Top-Level Symbol 16 I/O Macros 16 Multiple-Page Design 16 Naming Conventions 15 Schematic Naming Conventions 15 Schematic-Based Design Flow 8-9 **Design Creation/Verification 8 Design Implementation 8** Programming 9 System Verification 9 SDF file 27 SDF Option 27 Setting Environment Variables 1 Setting Up an Actel Project in Powerview 4 Setup Procedures Library Configuration 2 Project Setup 4 Setting Environment Variables 1 Setting Up an Actel Project 4 System Setup 1 Simulation Behavioral 11, 25 Functional 8, 21 Post-Synthesis 13 Schematic-Based 8, 9, 21-24 SpeedWave 11, 12, 13, 25-28 Structural 12, 26 Synthesis-Based 11, 12, 13, 25-28 Timing 9, 13, 21, 27 ViewSim 8, 9, 21-24 Simulation Wirelist

Generating 21, 24 Software Requirements 1 SpeedWave Behavioral Simulation 11, 25 Post-Synthesis Simulation 13 Structural Simulation 12, 26 Timing Simulation 13, 27 Static Timing Analysis 9, 13 STF file 21, 23 Structural Netlist Generation 12, 19 edn2vhdl 20 Structural Simulation 12, 26 SpeedWave 12, 26 Synthesis 11 System Setup 1 System Verification 9, 13 Silicon Explorer 9, 13

Т

Technical Support 30 Timing Analysis 9, 13 Timing Information 21, 23, 27 SDF File 27 STF File 21, 23 Timing Simulation 9, 13, 21, 27 GENERIC Option 21, 23 SDF Option 27 SpeedWave 13, 27 ViewSim 9, 21 Toll-Free Line 29 Top-Level Schematic 15, 22 Top-Level Symbol 16

U

Unit Delays 8, 11 User Setup Library Configuration 2

V

variables <act fam> viii <vhd fam> viii **VCC 15 VDD 15** VHDL Option 12 VHDL Source Entry 11 VHDL Synthesis-Based Design Flow 11-13 Design Creation/Verification 11 **Design Implementation 12** Programming 13 System Verification 13 ViewDraw Alias 22 viewdraw.ini File Alias 22 Configuration 2 ViewGen Generating Symbols for Schematics 16 ViewSim Adding Pins in a Schematic 16 Adding Pins to a Top-Level Schematic 15 Adding Power and Ground 15 Adding VHDL Blocks 18 Creating Macros 17 Functional Simulation 8, 21 Generating a Top-Level Symbol 16 I/O Macros 16 Multiple-Page Design 16 Naming Conventions 15 Schematic Design Considerations 15-17 Timing Simulation 9, 21 ViewSynthesis 11

ViewVSM Generating a Simulation Wirelist 21, 24 VSM File 21, 22, 24

W

Web Based Technical Support 30