







SOPC Design Using ARM-Based Excalibur Devices

System-On-a-Programmable-Chip Solutions

antera. MJL

Outline

- ARM-based Devices Overview
- Embedded Stripe
- Excalibur MegaWizard
- Verification Tools
 - Bus Functional Model
 - Full Stripe Model
- Configurations
- Software Tools
- Applications Examples
- Summary

ARM-Based Devices Overview

System-On-a-Programmable-Chip Solutions

Autera. MJL

Features

- 32 Bit RISC Processor
 - 200 MHz ARM922T[™]
- High Performance .18 µm 8LM TSMC Process
- AMBA™ Bus Architecture
 - Industry Standard Bus Architecture
- Stripe Memory
 - Single Port and Dual Port
- External Memory
 - SDRAM, DDRSRAM, FLASH, SRAM






Hard Processor PLD Architecture

Pro	cessor &	Interfaces		SRAM	SRAM	SRAM
ARM	I-CACHE 8K Bytes	D-CACHE 8K Bytes		DPRAM	DPRAM	DPRAM
		XA1				
LEs ESB Bytes	4160 6.5K		32 Kbyte 16 Kbyte	es SRAM es DPRAM		
LEs ESB Bytes	16400 26K	XA4		128 64	Kbytes SRAM Kbytes DPRAM	
·						
LEs ESB Bytes	38400 40K	XA10			256 128	Kbytes SRAM Kbytes DPRAM


Embedded Processor Stripe

PLD

Excalibur Stripe Components



Excalibur Work Flow



PLD World Korea 2001 **Embedded Stripe**

ARM922T Processor

- Based on the ARM922[™] (ARM920[™] Derivative) and Incorporating the ARM9TDMI[™]
- High Speed Cache (8KB Instruction + 8KB Data)
- Single Cycle Repeat-rate SRAM and DPRAM
- MMU Facilitates the Implementation of Real-time Operating Systems (RTOS)
- 200MHz on Altera® 1P/8M, 0.18u Process at TSMC
- Advanced Built-in System Debug Features

ARM922TDMI

- Based on ARM9TDMI core
 - Five stage pipeline
 - Harvard bus architecture
 - CPI of 1.5

ARM9 -

- T Thumb Architecture Extension
- Core has Debug Extensions
- M Core has an enhanced Multiplier
- Core has EmbeddedICE Logic Extension

AMBA High Performance Bus (AHB)


- AMBA Advanced Micro-controller Bus Architecture
- Connects Embedded Stripe and PLD Devices
- 200MHz Maximum Clock Rate
- 32 Bit Wide Pipelined Bus
 - Burst transfers one cycle per data word
 - Non-tristate implementation
- Multi-master With Distributed Address Decoding
 - Single-cycle bus master handover
- Split Transactions Extensions
 - Needed to fully exploit bus bandwidth in a multimaster bus

Stripe PLL's

- Stripe PLL's Provide Clock Boost Multiplication Only
 - Default power-up operation is bypass
 - Program control registers through configuration logic or the embedded processor
 - State machine control to put PLL in bypass mode if lock is lost
 - Can change PLL frequency with proper software control
- PLL1
 - Clock for processor and peripheral bus
 - Up to 400 Mhz operation divided by 2 or 4
- PLL2
 - Clock for the SDRAM controller
 - Up to 266 Mhz operation


Stripe PLL's

Stripe Contains 2 PLL's



- PLL 1 & PLL 2 are similar to APEX PLLs
 - Fout = CLK_REF (MHz) * M/ (N *K) where M, N, K are integers
 - PLLs can be bypassed

Excalibur Memory Hierarchy




Single Port SRAM

- Stripe Memory
 - 2 blocks of independent addressable memory available on AHB1 or AHB2 bus
 - 32, 128, or 256 Kbytes total depending on device size
- Arbiter Resolves Competition Between AHB1 and AHB2 Interfaces for Access to the SRAM
 - Defaults to fixed round-robin scheme with fairness
 - Supports locked transfers
- Each SRAM Block Is Byte Addressable
- Supports Big or Little Endian Transfers

Dual Port SRAM

- Stripe Memory
 - 2 blocks available on AHB1 or AHB2 bus
 - 16, 64, or 128 Kbytes depending on device size
 - Each block can itself be configured as 2 blocks for a total of 4 indpendent addressable DPRAM
- Available From AHB1, AHB2, or PLD
 - Arbiter controls access
- Each Block Is Byte Addressable
- Supports Various Widths and Depths

Dual Port SRAM Configurations



(*) - Configuration shown here

(*) - Configurations shown here

SDRAM Controller

- Stripe Contains a Controller for SDRAM or DDR SDRAM External Memory
 - Either 16 or 32 bit SDRAM or DDR SDRAM can be connected but not both
- Runs Asynchronously to AHB1 or AHB2
- Supports Byte, Half-word, and Word Transfers
- Addressing
 - AHB buses are byte addressed, DRAM is bit addressed
 - DRAMS have row, column, and bank address
 - Number of row and column bits depends on memory used
- Supports 2 Blocks and up to 512 Mbytes Total of External DRAM
- Supports PC100/133 SDR SDRAMs and PC200/266 DDR SDRAMs
- SDRAM must be initialized through software control

Expansion Bus Interface (EBI)

- Provides Capability to Interface to External Memory Mapped Devices
- Different Sizes and Types Available
- Rate-Adaptation Between Flash Memories or Memory Mapped Peripherals and AHB2 Bus Masters
- Four Chip Select Outputs
 - Each Address Space Can Be Configured to Operate in an 8- or 16-Bit Mode.
 - Bus Timing and Interface Signals Can be Configured by a Bus Master
- Supports Split Bus Transactions
 - Prevents Stalling of Other AHB2 Bus Masters
- Support both synchronous & asynchronous mode

UART


- 5 to 8 data bits
- 1 or 2 stop bits
- Even, odd, stick, or no parity
- 75 to 230,400 baud rate
- 16-byte transmit FIFO
- 16-byte receive FIFO.
- Programmable baud generator
- Internal diagnostic capabilities
- Modem communication support



Interrupt Controller

- User Configurable to Three System Modes
 - Interrupt Sources Can Arise From Stripe and PLD
- Priority and Enabling Scheme
 - All Interrupts Disabled on Power-up
 - Sets Priority on Interrupt Sources
 - Enables or Disables Individual Interrupt Sources

Block Diagram



Watchdog Timer

- Protects the System against Software / Hardware Failures
- One-shot Timer Resets Entire Chip When It Expires
- 32-bit Register Interface Provides User-selected Timeouts
 - Up to 30s With a 33MHz Clock

Timer

- Dual-Channel Timer
- 32 Bit Prescaler
- 32 Bit Timer Register
- Three Operating Modes
 - Free running interrupt (heartbeat)
 - Software controlled start/stop (interval timer) with interrupt on limit
 - One-shot interrupt after programmable delay

Reset & Mode Control

- **PLD power-on reset**
- Resets from external sources
 - Configuration pin nCONFIG
 - External reset pin (bi-directional open drain pin, supplying reset output to flash devices)
 - External power-on reset
- Resets from internal sources
 - Software watchdog timer reset
 - JTAG module
 - Configuration error


Excalibur ARM MegaWizard

System-On-a-Programmable-Chip Solutions

AUTERA. MJL


Excalibur MegaWizard

- Select ARM®-Based™ Excalibur™
 - Easily create the desired stripe configuration






MegaWizard



MegaWizard




MegaWizard

External clock reference

AHB1 / AHB2 clock settings


SDRAM clock setting



MegaWizard

Enter the base address & size

Automatic checking for overlapping regions or incorrect base address



MegaWizard

SRAM0,SRAM1 DPRAM0, DPRAM1 Memory Map

Combine dual port?

DPRAM0 setting DPRAM1 setting

Registers	Note: The size of the dual-port SRAM block (given below) within the 'stripe' memory map will vary with the configuration.
-----------	---

MegaWizard

Megawizard Plug-In Manager - Excalibur [Page 6 of 7]

Memory map

Registers

SRAMO

SRAM1

DPRAMO

DPRAMI

SDRAMO

SDRAMI

691

E912

EBI3

PLDO

PLD1

PLD2

PLD3

No errors detected

EBIO (FLASH)

by editing or selecting the controls within the Memory map' area.

7FFFC000 16K *

00020000 16K ×

00080000 128K ×

00000000 32K *

OFF *

OFF *

00040000

00000000

This page allows you to configure all of the memory regions of the Excalibur device. You can adjust the base address and size of any region, together with the region parameters (if any),

SDRAM0, SDRAM1 Memory map

Select device and port width

Click on the Show details button

Memory Type
Timing Parameter
Address bits

Custom SDRAM memory type CIDDR SDRAM timing: 20 ns Active to Read or Write delay (RCD) 45 pg Active to Precharge command (RAS) 15 ns Active bank A to Active bank B command (RRD) 20 ng Precharge command period (RP) 15 ns «Vitte recovery time (VAR) 66 Active to Active command period (RC) 75 Auto Refresh period (RFC) 15625 ps Auto Refresh Interval (RFSH) CAS latency (CL) Burst Length (BL) SDRAM size Number of row address bits (ROW) Number of column address bits (COL): Number of bank address bits (BA) Cancel

You have the choice of selecting one of four reference SDRAM devices, or a user custom device.

Note: The reference SDRAM parameters assume a 133MHz speedgrade for all the x16 devices, and a 166MHz speedgrade for the x32 device.

SDRAM settings

Device Micron MT48LC4M16A2


Cancel < Prev Next I:

Show details >>

@ 32-bits C 16-bits

System-On-a-Programmable-Chip Solutions


MegaWizard



EB0-3 Memory map

Excalibur Megawizard

■ A Megawizard in Quartus II will assist the customer to define the Memory Map, etc



PLD World Korea 2001 **Verification Tools**

Bus Functional Model


- Verifies the ability of PLD Peripherals to AHB Protocol
 - AMBA AHB Masters and Slaves
- Models AHB Transactions
 - Includes Master Port and Slave Port Bus Transactors
 - Models AHB Master and AHB Slave Accepts and Transmits AHB Protocol Signals
 - Does Not Model
 - Excalibur ARM Stripe
 - Stripe-PLD Bridge
 - PLD-Stripe Bridge


PLD World Korea 2001 **Embedded Stripe Model Verification Excalibur Stripe** Stripe-to-PLD Slave (Master Port) **PLD Logic SDRAM Port SDRAM** Model **PLD-to-Stripe** Master (Slave Port) ROM **EBI Port** Model **Bus Functional Model Verification Full Stripe Model** Verification

Cycle Accurate Stripe Model

- Processor
- Timer
- Interrupt Controller
- UART
- EBI
- DPRAM, SRAM

- SDRAM Controller
- AHB1-2 Bridge
- Stripe-to-PLD Bridge
- PLD-to-Stripe Bridge
- PLLs (limited model of behavior)
- PLD Configuration Not Modeled






PLD World Korea 2001 **Configuration Methods**

Configuration Methods


- Processor Centric
 - Boot From Flash
 - Possible for Multiple PLD Images
- PLD Centric
 - Passive Serial
 - Passive Parallel
 - JTAG

Processor-Centric Configuration Mode




- Processor boots from External Flash and Configures Embedded Stripe and PLD
- First-time flash programming can be done using JTAG

Configuration File in Flash




- The intel .HEX programming file is generated by a combined effort of Quartus II and external softwares
 - The .HEX component is made by Quartus II in Software Mode or by external software tool
 - The .SBI component is made by Quartus II in Hardware mode
 - The .SBD component is made by the Excalibur MegaWizard

Configuration Files in PLD-centric Mode



PLD World Korea 2001 **Software Tools**

Quartus II SoftMode




- Supports Excalibur Processors
 - ARM[®], Nios™
- Integrated Software Development Environment
- Generate combined programming files
 - PLD configuration plus software code

ARM Software Development Tools

- Altera provides ARM Developer Suite (ADS lite), comes free with Quartus license.
 - ARMasm (ARM Assembler)
 - Compilers (ARM C/C++ Compiler)
 - ARMlink (ARM linker)
 - AXD ARM debugger
 - Adwu ARM debugger for windows/Unix
 - Fromelf Format Changer (ELF to other formats)
- Altera ADS will be supported with Quartus only
- Full version ADS can be obtained from ARM.
- GNU ARM tools will also be offered by Altera

ARM Mult-ICE & Multi-Trace Solution




ARM-base device RTOS support

- **VxWorks AE**
- Nucleus
- **■**Linux
- **Enea OSE**

RTOS BSP will be provided for our Excalibur Development Board

EPXA10 development board



EPXA10 Development Board Features

- Interconnects
 - 10/100 Ethernet with full and half duplexing
 - 2 PCI connectors
 - Two RS232 ports
- Memory subsystem
 - 128Mbyte DDR sited on board for layout issues
 - Up to 512MB SDR SDRAM in a DIMM socket
 - 16MB flash memory
- Other hardware features
 - ByteBlaster/MasterBlaster connectors(download, debug, SignalTap)
 - Switches, LEDs, DIP switches
 - EPC2 programming capabilities
- Clock Flexibility
 - Crystal on the input clock can be changed
 - External clock generator can be used


Excalibur MPLD

- Pin-Compatible, Drop-In Replacement for Excalibur Devices
- No Extra Effort on Customer Side
- Considerable Price Reduction
- Timing, I/O and Placement Constraints Are Preserved
- 4-5 Weeks Prototype Turnaround Time at TSMC, Low NRE

Excalibur ARM-based Devices Application Examples


AUTERA. MJL

Excalibur Family Market Fit



Volume


Enterprise Backbone Switches



Voice of Packet

CO Gear Line Card

(Access Multiplexer or Voice Gateway)



Excalibur ARM-based Device Summary

- Complete Solution for SOPC
 - Hardware & Software Solution
 - Development Board, Drivers, IP
 - Built-In Licensing for ARM-based Devices
- Flexible Solution
 - Make Changes During Development
 - Make Changes in Production
 - Painless Route to Low-Cost HardCopy Solution
- Fast Solution
 - Performance
 - Time-to-Market
 - System Development
 - Quartus II/MegaWizard

POP QUIZ

© 2001 Altera Corporation

(60)

AUTERA. MJL

Quiz Question

Which of the following statement is false?

- A) Altera provides Excalibur MegaWizard to configure Excalibur embedded stripe.
- B) Altera provides both bus-functional model & full-stripe model to verify ARM-based Excalibur devices
- C) Both single-port and dual-port SRAM are part of the embedded stripe of ARM-based Excalibur devices.
- D) Ethernet MAC and PCI interface are part of the the embedded stripe of ARM-based Excalibur devices.

Quiz Answer

Which of the following statement is false?

- A) Altera provides Excalibur MegaWizard to configure Excalibur embedded stripe.
- B) Altera provides both bus-functional model & full-stripe model to verify ARM-based Excalibur devices
- C) Both single-port and dual-port SRAM are part of the embedded stripe of ARM-based Excalibur devices.
- D) Ethernet MAC and PCI interface are part of the the embedded stripe of ARM-based Excalibur devices.