

ALTERA®



SOPC
WORLD
2 0 0 2



SOPC
WORLD
2 0 0 2

SOPC Builder

*From Concept to System
in **Minutes!***


Lure of System-on-a-Chip

- Smaller, Faster, Cheaper, Better
- Integration
 - Lower Device Count
 - Lower Board Cost
- Performance
 - High Speed
 - Low Power
- Exact-Fit Solution for Custom System

Smaller



Faster



Cheaper




Better



Realities of ASIC Development


- High Barrier to Entry
 - Time: 12 to 18 Months
 - Money: >\$1,000,000
 - Tools: >\$100,000
 - Experience
 - Co-Simulation
 - Co-Verification
 - Prototype
 - High Risk



Alternatives?

Traditional Alternative to SOC

- Board-Level Integration
- Use Off-the-Shelf Parts
 - Processor
 - Memory
 - Peripherals
 - Glue Logic



Selecting Microprocessor/Controller

Encryption Decryption 100BaseT	Date bus width, bits	Address bus width, bits	Supply voltage, minimum	Supply voltage, maximum	Maximum current consumption, mA	Max. standby current consumption, μ A	Max. sleep current consumption, μ A	Maximum clock speed, MHz	Size of on-board RAM, bytes	Size of on-board masked ROM, bytes	Size of on-board EPROM in bytes	Size of on-board flash, bytes	No. of on-board counter/timers	No. on-board asynchronous serial ports	Number of on-board synchronous serial ports	Number of on-board ADCs	Maximum number of resolution per ADC	Number of parallel I/O pins	Maximum number of watchdog timers	Number of interrupt timers	Number of interrupt pins to chip	Number of interrupt priority levels	Number of DMA channels	Typical price (thousands)	
	16	24	4.5	5.5	140	5		28.7	4K	64K, 128K	0	128 K	5	2		8	10	82	8	1	4	7	16	2	\$17
	16, 32		4.5	5.5	230	5		28.7	4K	256 K	0	256 K	7	2		8	10	106	8	1	4	9	16	4	\$22.50
	8		4.5	5.5				50	8KB	128 KB	0	25K B	3	3	16	10	69	16	1	1	5	16	N/A	\$23	
	32		3.0	3.6	1000	990	250	62.5	8KB	N/A	N/A	8KB	n/a	n/a	n/a		29	n/a	1	5	5	16	4	\$23	
	32		3.0	3.6	1000	990	250	100	8KB	n/a	n/a	n/a	3	3	4	10	96	n/a	1	5	9	16	4	\$22.50	
	32		3.0 I/O; 1.75 core	3.6 I/O; 2.05 core	400	50/260	130	133	0	0	0	0	3	2	2	4	10	96	N/A	1	6	7	16	4	\$15
	32		3.0 I/O; 1.75 core	3.6 I/O; 2.05 core	400	260	130	200	0	0	0	0	3	3	3	8	10	96	0	1	7	7	16	4	\$16.25
	32		3.0 I/O; 1.75 core	53.6 I/O; 2.05 core	644	50	248	160	0	0	0	0		4	4	8	10	104	N/A	1	4	11	16	4	\$23

SOPC Builder Development Tool


System-on-a- Programmable-Chip (SOPC) Solution

***Benefits of SOC
without ASIC Penalties***

Screen Capture from SOPC Builder Version 2.5

SOPC Builder Design Tool

- System Customization
- Component Integration
- Software Generation
- System Verification





SOPC
WORLD
2 0 0 2

SOPC Builder Demo

Customization - Just What You Need

Avalon Modules

- Altera Nios 2.0 CPU
- User-Defined Interface
- Bridges**
- Communication**
 - SPI (3 Wire Serial)
 - UART (RS-232 serial port)
 - M16550S Enhanced UART
 - CAN 2.0 Network Control
- Ethernet**
 - Ethernet Interface (CS8900)
- Memory**
 - On-Chip Memory (RAM or ROM)
 - SDRAM Controller
 - Flash Memory
 - SRAM (one or two IDT7130)
- Other**
 - DMA**
 - PIO (Parallel I/O)
 - Interval timer
- PCI**
 - Altera PCI32 Nios Target Interface

System Diagram Components:

- nios_cpu / instruction_master (avalon)
- nios_cpu / data_master (avalon)
- dma_controller / read_master
- dma_controller / write_master
- ethernet_bridge (avalon)

Module Name List:

Module Name
+ nios_cpu
+ boot_rom
+ system_ram
+ dma_controller
+ sdram_controller
+ ethernet_bridge
+ ethernet_interface
+ uart0
+ uart1

Buttons: Add..., Import..., Exit, < Prev, Next >, Generate

■ Pool of “SOPC Builder Ready” Components

- Communications
- DSP
- Bus Interfaces
- Bridges
- Processors

■ Multiple Processors

■ Web-Based IP Deployment

Customization - The Way You Want It

- **Table of Active Components**
- **Configure Each Component**
 - Interrupt Request (IRQ)
 - Base Address
 - Hardware Parameters
 - Software Parameters
- **Wizard-Based Configuration**

Altera SOPC Builder - nios_system

File System Module View Help

System Contents CPU "nios_cpu" System Generation

System Clock Frequency: 33.333 MHz

instruction_master (avalon)
cpu / data_master (avalon)
dma_controller / read_master (avalon)
dma_controller / write_master (avalon)

Module Name	Description
⊕ nios_cpu	Altera Nios 2.0 CPU
⊕ boot_rom	On-Chip Memory (RAM)
⊕ system_ram	On-Chip Memory (RAM)
⊕ dma_controller	DMA
⊕ sdram_controller...	SDRAM Controller
⊕ ethernet_bridge	Avalon Ethernet Bridge
⊕ ethernet_interfa...	Avalon Ethernet Interface (CS)
⊕ uart0	UART (RS-232 serial p
⊕ uart1	UART (RS-232 serial p

Move Up Move Down

Avalon UART - uart_0

Configuration Simulation

Baud Rate

Baud Rate (bps): 115200

Input Clock Frequency (MHz): 33.333

Baud error: 0.12%

☐ Baud rate can be changed by software (divisor register is writable)

parity: None data bits: 8 stop bits: 1

Flow Control

☐ Include CTS/RTS pins and control register bits


Streaming Data (DMA) control

☐ Enable streaming data

LEs: 157

Exit < Prev Next > Generate Cancel < Prev Next > Finish


Integration



- **Bus Connection Patch Panel**
- **Multi-Master Bus**
 - Slave-Side Arbitration
 - Optimized for Throughput
- **Bus Bridging**
 - AMBA™ Advanced High-Performance Bus (AHB)
 - Avalon™ Bus
 - Atlantic™ Interface
 - PCI
 - More to Follow . . .

Automatic Software Generation

- Software Matches Target Hardware




- Promotes Design Coherency (Hardware & Software)
 - Hardware Changes Do Not “Break” the Software




System Verification

- Automated Testbench Generation
 - Complete System Simulation Model
 - Testbench
- Immediate Simulation of Hardware & Software




Rapid Prototype in PLD

Incremental Embedded System Design



Rapid Prototype in PLD


- Incremental Embedded System Design
- Rapid Prototype in PLD
 - At Full Speed, In Real Hardware
 - Real World Stimulus



Board-Level Strategy

■ Processor Performs


- Data Processing / Data Flow (Heavy Lifting)
- Control (Housekeeping)



SOPC Strategy


■ Performance-Optimized Systems

- IP Handles Data Flow (Heavy Lifting)
- Processor Provides Control (Housekeeping)



SOPC Strategy

- Performance-Optimized Systems
 - Extensible Design



SOPC Builder Ready Components



ARM922T™ Processor 	DMA	USB 1.1	SDRAM
Nios™ Embedded Processor 	PCI	USB 2.0	SSRAM
ARM®-to-Nios Bridge (AMBA AHB-to-Avalon)	GPIO	SPI	SRAM
Interface to User Logic	Timer	CAN 2.0	FLASH
10/100 Ethernet	Watchdog	16550S UART	On-Chip ROM On-Chip RAM


The List Keeps Growing . . .

Excalibur Embedded Processor Cores



Nios Embedded Processor

- Configurable Soft Core Embedded Processor
- Optimized for Altera® Programmable Logic Device (PLD) Architecture
- 32-Bit RISC Architecture
- License & Royalty Free
- Over 3,300 Kits Sold




Nios Processor Supports All Device Families

Device Family	Features
Stratix™	Highest Speed (0.13-μm, All-Layer Copper) DSP Blocks Very High Speed I/O Very High Density
Mercury™	Very High-Speed I/O with Clock-Data Recovery (CDR) Medium Density
ARM®-Based Excalibur	High Speed Multi-Processor Systems (ARM + Nios) Medium-to-High Density
APEX™ II	High-Speed Differential I/O Very High Density
APEX 20KE APEX 20KC	High-Speed Differential I/O Low-to-High Density
FLEX® 10K	Low Cost Low-to-Medium Density
ACEX® 1K	Low Cost Low Density

ARM-Based Excalibur Device

- ARM922T Stripe
 - Hard Logic
- Programmable Logic
 - 100K Gates to 1M Gates
- Three Devices in Family

**All
Available
Today**




The Altera Excaltbur Approach

Industry's First Embedded Processor PLD Solutions

Processor Subsystem Interfaces & Debug Logic	32 Kbytes SRAM	128 Kbytes SRAM	256 Kbytes SRAM	Processor Stripe
	16 Kbytes DPRAM	64 Kbytes DPRAM	128 Kbytes DPRAM	
EPXA1 4,160 LEs (100,000 Gates) 53 Kbits RAM		PLD		
EPXA4 16,640 LEs (400,000 Gates) 212 Kbits RAM				
EPXA10 38,400 LEs (1,000,000 Gates) 327 Kbits RAM				

Excalibur Processor Subsystem



Excalibur Flexibility & Scalability

Low-Cost Embedded Processor




**ACEX™ EP1K100
Device**

High-Performance Custom DSP



**APEX EP20K200E
Device**


Network Processor System



Excalibur EPXA10 Device

ESB = Memory

Migration Path for High Volume



Combines Altera Strengths



HARDCOPY™

- High-Density, High-Performance Devices
 - Stratix
 - APEX II
 - Mercury
 - ARM-Based Excalibur




EXCALIBUR™

- Software Development Tools
 - Compiler
 - Debugger
 - RTOS



SOPC Builder



- Hardware Development Tools
 - Quartus® II
 - LeonardoSpectrum™
 - ModelSim®
 - Development Boards

- Robust IP Offerings
 - Processor
 - DSP
 - Communication
- Bus Interface



ALTERA MEGAFUNCTION PARTNERS PROGRAM



SOPC Builder Benefits

- Custom-Fit SOC Solution
- Huge Reduction in Time-to-Market
- Low-Risk, Low-Cost Development
- Complete Solution
- Powerful & Flexible Processor Solutions
- Makes SOC Available to Everyone

***SOPC Builder Accelerates Design
from Concept to System in Minutes***

SOPC Builder Design Flow

