20 YEARS of







Stratix HardCopy Design Flow With Quartus-II Ver. 3.0



Agenda

- HardCopy Stratix Overview
- Quartus II 3.0 Features For HardCopy
 - Compilation And Supported Devices
 - Design Assistant
 - HardCopy Optimization Wizard
 - HardCopy Timing Constraints
 - HardCopy Files Wizard
 - HardCopy Power Estimation
- Designing For HardCopy
 - Clock
 - Reset
 - Timing Closure
 - Non-synchronous Design Structure








HardCopy Stratix Overview



Stratix HardCopy Value Proposition

- Industry's Only Complete Solution from Prototype to Production
 - Benefits of Designing with FPGAs
 - Seamless Migration from Proven FPGA Design to Custom Design
 - Unified & Complete Design Methodology with Single Design Tool
- Single Source for Devices, Tools & Intellectual Property (IP)




Seamless Migration
Simplified Technology
~70% Die Size Reduction
~1/5th ASIC Development Time





FPGA to HardCopy Device

- Remove Configuration Circuitry
- Remove Programmable Routing
- Remove Programmability for Logic & Memory
- Add Embedded Testability
- Customize with Two Metal Layers








HardCopy Silicon Technology

- Same Process Technology as FPGA
- Common Base Die
- Eight Metal Layers in HardCopy Stratix Devices
 - Two for Customer Design








Verification

- Timing Verification
 - Industry-Standard Tools
 - Synopsys PrimeTime Tool
- Structural Verification
 - Boundary Scan, BIST
 - Automatic Test Pattern Generation (ATPG)
 - No Need for Functional Vectors from Customer
 - Ensures High-Fault Coverage, ~99%
- Altera Delivers Tested Devices






Implementation Timeline







Migration Flow








HardCopy Device Performance

- Smaller Die
- Routing Benefits
- Reduced Internal Delays
- I/O Speed Unchanged
- f_{MAX} Change Is Design-Dependent
- Performance Estimation through Quartus[®] II Software









Power Benefits

- ~40% Lower Power Consumption than FPGA
 - I/O Power Remains Unchanged
 - Power Estimation Tool Supported by Quartus II Design Software
 - Also Available on Altera Web Site





HardCopy Vs. ASIC Devices

Category	HardCopy	ASIC
Design Time	2-3 Weeks	Months
Design Effort	Minimal	Significant
Investment in Tools	None	Significant
Staff Needed	None	Significant
Package Design Effort	None	Yes
Board Re-Design	No	Yes
Fabrication & Assembly Cycle Time	7 Weeks	12 Weeks
Non-Recurring Engineering (NRE) Cost	Low	High
Price per Part	Low	Lowest
Time to Volume	Weeks	Months


HardCopy Process Leverages the Benefits of FPGA Design & Engineering





HardCopy Vs. ASIC Conversion Flow

ASIC Conversion Generates New Netlist Design Needs Validation & Adjustment







HardCopy Migration Is Not ASIC Conversion

Altera FPGA	HardCopy	ASIC
Logic Elements	Same as FPGA	Re-Synthesis to Gates
Memory Blocks	Same as FPGA	Compiled/ Cell Based
I/O Pins	Same as FPGA	Different I/O Library
Phase-Locked Loops (PLLs)	Same as FPGA	Different Design
Intellectual Property	Same as FPGA	Re-Qualification & License
Packaging	Same as FPGA	Custom
Process Geometry	Same as FPGA	Same/Different/Hybrid
Foundry	Same as FPGA	Same/Different
Interconnect Routing	Similar SOG* of Sta	andard Cell ASIC Routing

^{*} SOG - Sea of Gates

ASIC Conversion Requires Starting Over








Quartus II 3.0 Features For HardCopy



HardCopy Process Flow




HARDCOPY_FPGA_PROTOTYPE Devices

- Part Of The Stratix Family
- Is A Virtual FPGA Device To Guide Quartus II
 - Has Reduced Feature Set From Its Equivalent FPGA
 - Less MRAMs As An Example
 - Has An Identical Timing Model As The FPGA
 - Has The Identical Floorplan Of The FPGA
- Is Not The Actual Hardcopy Device
 - Does Not Match The Floorplan Of The Hardcopy Device
 - Matches The Pin-out Of The Equivalent Hardcopy Device
- Always Has Equivalent Real FPGA
 - This Is NOT A New Hardware Die





HARDCOPY_FPGA_PROTOTYPE vs. FPGA vs. HardCopy devices







Device Mapping

Physical FPGA	FPGA Prototype Device for HardCopy	HardCopy Device
EP1S25F672C6	EP1S25F672C6_HARDCOPY_FPGA_PROTOTYPE	UC48255672
EP1S25F672C7	EP1S25F672C7_HARDCOPY_FPGA_PROTOTYPE	HC1S25F672
EP1S30F780C5	EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE	
EP1S30F780C6	EP1S30F780C6_HARDCOPY_FPGA_PROTOTYPE	HC1S30F780
EP1S30F780C7	EP1S30F780C7_HARDCOPY_FPGA_PROTOTYPE	
EP1S40F780C5	EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE	
EP1S40F780C6	EP1S40F780C6_HARDCOPY_FPGA_PROTOTYPE	HC1S40F780
EP1S40F780C7	EP1S40F780C7_HARDCOPY_FPGA_PROTOTYPE	
EP1S60F1020C6	EP1S60F1020C6_HARDCOPY_FPGA_PROTOTYPE	HC1S60F102
EP1S60F1020C7	EP1S60F1020C7_HARDCOPY_FPGA_PROTOTYPE	0
EP1S80F1020C6	EP1S80F1020C6_HARDCOPY_FPGA_PROTOTYPE	HC1S80F102
EP1S80F1020C7	EP1S80F1020C7_HARDCOPY_FPGA_PROTOTYPE	0





Stratix Supported Devices

Table 1: Hardcopy Stratix Devices Vs. Equivalent Stratix Devices


	Resources Compared to Equivalent FPGA						
Device	LEs	M512 Blocks	M4K Blocks	M- RAM Blocks	DSP Blocks	PLLS	Max. User I/Os
HC1S25F672	25,660	224	138	2	10	6	473
EP1S25F672	25,660	224	138	2	10	6	473
HC1S30F780	32,470	295	171	2	12	10	597
EP1S30F780	32,470	295	171	4	12	10	597
HC1S40F780	41,250	384	183	2	14	12	615
EP1S40F780	41,250	384	183	4	14	12	615
HC1S60F1020	57,120	574	292	6	18	12	773
EP1S60F1020	57,120	574	292	6	18	12	773
HC1S80F1020	79,040	767	364	6	22	12	773
EP1S80F1020	79,040	767	364	9	22	12	773






Compilation

- In An Open Project, Select The Target HardCopy Device Thru The Compiler Setting Option. Make Sure To Select a HARDCOPY_FPGA_PROTOTYPE device
- Assignments -> Device Menu Option
 Will Bring You To The Settings Window
- Compile Your Design










Design Assistant

 Design Assistant Checks Your Design Against Design Rules That Are Selected Thru The Assignment Menu. Turn It On During Compilation.









Design Assistant (Continue)

- Rules Are In Place To Guarantee Smooth Migration From FPGA To HardCopy Device
- Checks The Viability Of The Design And Assesses Its Risk
- Need To Make Sure All Violations Are Reviewed Informational Messages Are Acceptable









HardCopy Optimization Wizard

- HardCopy Will Always Perform As Good As FPGA. You May Not Need To Run Optimization Wizard Unless You Don't Meet Your Performance In FPGA
- The Optimization Wizard Is Used To Generate HardCopy Files That Will Approximate The Real Delays In The HardCopy Device
- The optimization wizard creates a new project directory, a .VSM file, and back-annotates the pin information from the original project.






HardCopy Optimization Wizard (continue)

- All Pin Assignments Are Preserved.
- All Pin Properties Are Preserved
 - I/O Standard, Drive Strength, ...
- Global Assignments Are Maintained
- All Core Location Assignments Are Removed.
- All Logic Lock Regions Are Removed.
- All Timing Assignments Are Migrated
 - Including Multi-cycle, Point To Point Cuts, ...





HardCopy Optimization Wizard (Menu)







New Project


- We now have a new Quartus II Project in a new directory
 - Example: <my design>_hardcopy_optimization
 - Assigned to the equivalent Hardcopy member in the "Stratix Hardcopy" family.
- Old Quartus II project for FPGA_PROTOTYPE compile maintained
- Compiling the new project gives you the hardcopy timing estimation.
- Can change timing assignments
 - To optimize Hardcopy designs differently
 - To monitor timing differently





HardCopy Timing Constraints

In The New HardCopy Project Directory, Open The Project, Specify HardCopy Timing Constraint, Compile The Design, And Look Up The Timing Analyzer Results For The New FMAX.





HardCopy Files Wizard (formerly passport)

- The Files Wizard Could Be Run With Or Without An Optimization Run
- Runs Design Assistant With All Rules Enabled Regardless Of What The User Turned On/Off
- The Files Wizard Goes Thru An Interactive List Of Questions To Gather Design Specifications
- The Files Wizard Generates A .Qar File That Gets Sent To Altera For Conversion

















Signal Tap Is Fully Supported In HardCopy Stratix, But Not In HardCopy APEX




























HardCopy Generated Files Summary

```
stratix filter hardcopy - WordPad
File Edit View Insert Format Help
   Quartus II Archive log --
                               c:\qdesigns\stratix\stratix filter hardcopy.qarlog
             c:\qdesigns\stratix\stratix filter hardcopy.qar
 Archive:
             Mon Jun 02 13:28:40 2003
 Date:
       ====== Files Selected: =======
 c:\qdesigns\stratix/hardcopy\stratix filter cksum.datasheet
 c:\qdesigns\stratix/hardcopy\stratix filter cpld.datasheet
 c:\qdesigns\stratix/hardcopy\stratix filter hcpy.vo
 c:\qdesigns\stratix/hardcopy\stratix filter hcpy v.sdo
 c:\qdesigns\stratix/hardcopy\stratix filter pt hcpy v.tcl
 c:\qdesigns\stratix/hardcopy\stratix filter rba pt hcpy v.tcl
 c:\qdesigns\stratix/hardcopy\stratix filter target.datasheet
 c:\qdesigns\stratix/hardcopy\stratix filter violations.datasheet
 c:\qdesigns\stratix/stratix filter.csf
 c:\qdesigns\stratix/stratix filter.hps.txt
 c:\qdesigns\stratix/stratix filter.pin
 c:\qdesigns\stratix/stratix filter.psf
 c:\qdesigns\stratix/stratix filter.sof
 c:\qdesigns\stratix\debuq.fsf
 c:\qdesiqns\stratix\release.fsf
 c:\qdesigns\stratix\stratix filter.asm.rpt
 c:\qdesigns\stratix\stratix filter.csf.rpt
 c:\qdesigns\stratix\stratix filter.drc.rpt
 c:\qdesigns\stratix\stratix filter.eda.rpt
 c:\qdesigns\stratix\stratix filter.fit.rpt
 c:\qdesigns\stratix\stratix filter.map.rpt
 c:\qdesigns\stratix\stratix filter.guartus
 c:\qdesigns\stratix\stratix filter.qws
 c:\qdesigns\stratix\stratix filter.ssf
                                                       Handbook
 c:\qdesigns\stratix\stratix filter.tan.rpt
       ====== Total: 25 files to archive ======
```

■Details Of The Files archived in the .qar file are Listed In Chapter 14 of the HardCopy Device Handbook



All files archived successfully.




HardCopy Power Estimation

In The HardCopy Project Directory, Invoke The Power Calculator As Shown Thru The Menu.

Upon Running The Power Estimation Command, Quartus II Automatically Sends Information And Configures The HardCopy Power Calculator On Altera's Web Site

Some Information Will Have To Be Entered Manually. Most information can be changed

manually.



Project Assignments Processing

Add/Remove Eiles in Project...

Add Current File to Project

Tools

INNOVATION



HardCopy Power Estimation (continue)





Clock Tree

PLL. RAM Blocks

General I/O, Thermal Terminator Analysis

Summary

B	Table 1. Device						
	Device	Package	Temperature Grade	V _{CCINT}	Total P _{INT} (mW)	Total P ₁₀ (mW)	Total P _{TOTAL} (mW)
	HC1S25 ▼	672 FineLine BGA ▼	C-commercial 🔻	1.5	140.81	2.41	143.23

I _{CC} Standby (mA)				
Typical	-	90	0.00	
[Go to Top]	Ca	lculate		

Table 2 Clabel Clast Network

Clock Tree

Global Clock Network	<u>f_{MAX}</u> (MHz)	<u>Number of</u> <u>Flip-Flops</u>	I _{CCINT} (mA)	P _{INT} (mW)
1	100.00	50.00	3.64	5.46
2	10.00	8.00	0.18	0.27
3	0.00	0.00	0.00	0.00
4	0.00	0.00	0.00	0.00
5	0.00	0.00	0.00	0.00
6	0.00	0.00	0.00	0.00
7	0.00	0.00	0.00	0.00
8	0.00	0.00	0.00	0.00
9	0.00	0.00	0.00	0.00
10	0.00	0.00	0.00	0.00
11	0.00	0.00	0.00	0.00
12	0.00	0.00	0.00	0.00
13	0.00	0.00	0.00	0.00
14	0.00	0.00	0.00	0.00
15	0.00	0.00	0.00	0.00
16	0.00	0.00	0.00	0.00
		Subtotal	3.82	5.73

*HardCopy Stratix Power Calculator - Summary

Calculate << Go back to Step 4

- Clock Tree
 - o Global Clock Network
 - o Regional Clock Network
 - o Fast Regional Clock Network
- Logic Element (LE)
- Digital Signal Processing (DSP) Blocks
- Phase-Locked loops (PLL)
 - o Enhanced Phase-Locked Loops
 - o Fast Phase-Locked Loops
- · RAM blocks
 - o M512 Blocks
 - o M4K Blocks
 - o M-RAM Blocks
- High-Speed Differential Interface (HSDI)
 - o Receiver
 - o Transmitter
- · General I/O Power Consumption
- Terminator Technology
- Total Power
- Thermal Analysis
 - Without Heat Sink
 - With Heat Sink





Designing For HardCopy (Back-Up Slides)



Designing For HardCopy


- Guidelines To Permit A Successful FPGA To HardCopy Device Conversion
- Good General Design Practice Guidelines
- Design Assistant Examines The Conformance Of Your Design Against These Design Rules
- Take Corrective Design Actions Based On Feedback From Design Assistant
- Case study






Clocks

All Clock Signals In A Design Should Be Global Signals Clock Signals That Are Mapped To Regular Logic Can Affect The Performance Of The Design (i.e. Might Not Work)










Better To Do

Easier STA Two Extra Pins



Clocks



- Any Time A Circuit Needs To Use Both Edges Of The Clock, The Duty Cycle Has To Be Accurately Described For Proper Static Timing Analysis
- Try To Use Same Edge Clocking To Avoid Warnings By The Design Assistant

90% duty cycle clock

Duty Cycle Will Determine Success In Meeting Timing Not Frequency (Probably Not The Intention)






Reset

Reset Trees Have Inherent Delays In Them That Might Cause A Glitch On The Output Of Registers If This Presents A Problem In Your Design, Make Reset Part Of Your Input Logic


CIK



In this example, the following timing parameters are used for the registe Register T(clk_to_q) is 1.0ns Register T(rn to q) is 2.0 ns

Glitch Free Reset

Always @ (Posedge Clk) Begin If (!Rst) $Q \le 1'b0$: Else $Q \leq D$: End







HardCopy Recommendation 3 Timing Closure


- Minimize Excessive Number Of Loads On Nets. This Will Improve Your Chances Of Meeting Your Design Goals
- If The Two Registers Are Triggered By Clock Edges At The Same Time, A Hold Time Violation May Occur. This Is Only A Design Assistant Info Message







Non-synchronous Design Structure


- A Design Should Not Contain Any Combinatorial Loops These Combinatorial Loops Can Cause Significant Stability And Reliability Problems In A Design
- A Design Should Not Contain Any Combinatorial Loops Where The Output Of A Register Directly Drives One Of Its Own Control Signals





Combinatorial





INNOVATION



20 YEARS of



