

Using the RTL Viewer in the Quartus II Software

MJL H.M Kim



Agenda

What is the RTL Viewer and Why Use It?

Feature Overview & User Interface Details

Technology Map Viewer

Enhancements & References





What Is the RTL Viewer?


- A Graphical Representation of the Register Transfer Level (RTL) Design
- A Viewer that Allows You to Analyze How Design Was Interpreted by the Quartus II Software
- Introduced Due to Popular Demand
- Similar to Viewer in EDA Synthesis Tools (Synplicity, Mentor Graphics) and ASIC Debug Tools (Debussy)





User Interface

RTL Viewer Toolbar







Why Use the RTL Viewer?

- View Your Initial Synthesis Results to Determine Whether You Have Implemented Desired Logic
- Do a Visual Check of Your Design Before Performing a Simulation
- Trace Through Initial Synthesis Netlist to Analyze Source of Problems Found During Verification
- Locate the Source Of a Particular Signal When Debugging Design
- Locate Nodes of Interest in VQM/EDIF Netlist When Making Assignments to Optimize Design





What Can Be Viewed?

- Quartus II Results After Analysis & Elaboration
 - Before Quartus II Synthesis Optimizations, Before Any Netlist Optimizations, Before Fitter
- Source V, VHD, TDF, BDF, GDF
 - View Blocks such as AND Gates, MUX's, Adders, and Registers
- Third-party VQM, EDIF
 - View ATOMs in Netlist such as Logic Cells





Agenda

What is the RTL Viewer and Why Use It?

Feature Overview & User Interface Details

Technology Map Viewer

Enhancements & References





Launching RTL Viewer

- Analyze & Elaborate Design
 - Or Any Compilation Flow that Includes Elaboration
- Choose RTL Viewer (Tools menu)



- First Time You Open RTL Viewer After Analysis
 & Elaboration or Compilation, RTL Preprocessor
 Starts Automatically
 - Once Only Per Analysis & Elaboration/Compilation





Highlighting/Selecting in Schematic View

Enable Selection Tool from RTL Viewer Toolbar



- Click to Select (Use Shift for Multiple Items)
 - Highlight Node or Port
 - Highlight All Connected Nets for Wire or Bus
- Selecting Item in Schematic View Also Expands Hierarchy List to Show Selected Item





Zooming in Schematic View

Enable Zoom Tool from RTL Viewer Toolbar



- Click to Zoom In, Left-Click to Zoom Out
- Keyboard Shortcuts: Ctrl+Space to Zoom In, Ctrl+Shift+Space to Zoom Out
- Toggle Between Zoom Tool and Selection Tool Using the Icons
 - You Can't Select Nodes If the Zoom Tool Is Enabled!





Traversing Design Hierarchy

- Navigate in Hierarchy List, or Use Schematic View to Traverse Hierarchy
- With **Selection Tool**, Mouse Cursor Changes Over Areas of Schematic to Indicate You Can:
 - Double-Click to Go Down in Hierarchy or Right-Click and Select Hierarchy Down
 - Opens Lower-Level Schematic
 - Double-Click to Go Up in Hierarchy or Right-Click and Select or Hierarchy Up
 - Returns to Higher-Level Schematic









Page Partitioning

- For Large Designs, Netlist Partitioned Into Multiple Pages in Schematic View
- Control How Much of Design on Each Page Under Display Settings on RTL Viewer Tab of Options Dialog Box (Tools Menu)
 - Nodes Per Page Specifies Number of Nodes Per Partitioned Page, Default = 50, Range = 1 to 1000
 - Ports Per Page Specifies Number of Ports (or Pins)
 Per Page, Default = 1000, Range = 1 to 2000





Page Partitioning

- Title Bar for RTL Viewer Window Indicates Page < Current Page Number> of < Total Number Of Pages> for Current Display
 - Shown on Title Bar for Quartus II Software When RTL
 Viewer Window Is Maximized
- Example:








Moving Between Pages

Move to Another Schematic Page with Previous Page/Next Page (View Menu or RTL Viewer Toolbar)



- Go to Particular Page of Schematic with Go To (Edit Menu, or Right-Click In Schematic and Choose Go To, then Select Page Number)
- Go Back to Previous Page View with Back, Return to that Page with Forward (View Menu or RTL Viewer Toolbar)








Following Nets Between Pages

- Input and Output Connectors Used to Represent Nodes that Connect Between Pages
- Right-Click for Menu to Trace Net in Hierarchy
 - Select Desired Net to Highlight It In Red First
 - Related Commands Open Pages with Other Nets Fed by/Feeding Same Source/Destination







Go To Net Driver

- To Locate Source Of a Net, Select The Net, Right-click and Choose Go To Net Driver
 - Opens Correct Page Of Schematic (If Needed),
 Adjusts Focus of Page So You Can See Net Source
- Applies Only to Nodes In the Same Netlist Hierarchy



Filtering


- Filter Out Nodes and Nets to View Only Logic Path(s) Related to Particular Node(s)
- Select Nodes or Ports You Want to See, Choose Filter, Choose Appropriate Command
- Applies Only to Nodes In Same Netlist Hierarchy
- If You Click Item In Hierarchy List, Schematic View Displays Unfiltered View of Appropriate Hierarchy Level
 - Can Not Use Hierarchy List to Select Items or Navigate In a Filtered Netlist






Filter Options

Sources, Destinations, Sources & Destinations



Between Selected Nodes







Filtering Stops Tracing Through Netlist When It Reaches...

- A Port of Current Hierarchy
- A Specified Number of Levels/Schematic Elements (10 by Default)
 - Specify Number Of Filtering Levels, Range 1 to 100, Under Filtering Settings in Options Dialog Box (Tools Menu), RTL Viewer Tab
- A Register In the Current Hierarchy Level (Optional, On By Default)
 - Turn Stop Filtering at Register Option On or Off Under Filtering Settings in Options Dialog Box (Tools Menu), RTL Viewer Tab



Probing to Source Design File

- Right-Click Node In Schematic and Choose Locate In Design File
- Opens Source Design File In Another Window
 - Return to RTL Viewer by Closing Window
- Highlights Definition of Node In Text Editor or Block Design File Editor





Find

- Select Find (View Menu), Click Find Icon In RTL Viewer Toolbar, or Right-Click In Schematic View and Choose Find
- Find Dialog Box Is Standard Search Used Throughout Quartus II
- For **Search** Direction, **Up** Searches from Current Hierarchy to Upper (Parent) Hierarchies, **Down** Searches From Current Hierarchy to Lower (Children) Hierarchies





Agenda

What is the RTL Viewer and Why Use It?

Feature Overview & User Interface Details

Technology Map Viewer


Enhancements & References





Technology Map Viewer


- New in Quartus II 4.1!
- Shows Netlist After Mapping Design to Atoms in Target Device Technology (LCELLs etc)
- Run from Tools Menu
- Most Features (Navigating, Filtering, Zooming, etc.) Same as RTL Viewer







Technology Map Viewer








Instances In Technology Map Viewer

- Shows Atoms in a Hierarchy, but Not User's Port Names for Hierarchy Blocks
 - Port Name Information Is Not Maintained Throughout Synthesis
 - Optimizations Change Atom
 Names When Merging Logic etc.
 - Ports Appear with Default Names IN1, OUT1 etc.








Locate Timing Path

Locate Path Listed in Timing Analyzer Report








Locate Timing Path

Delays Annotated from Timing Analyzer Report

<Node Name> (<Interconnect (IC) Delay>, <Cell delay>)

filter~27 (0.402 ns,0.075 ns)



Total delay: 7.580 ns




LCELL (D9C8)

<Primitive Type> (<LUT Mask>)




RTL Viewer Optimizations



Not Gate → **Inversion**

Combinational Logic Merging










RTL Viewer Operator Symbols


- Quartus II 4.0: All Operators Are Box Shaped
- Quartus II 4.1: Operators Are Shaped Differently from Other Primitives








RTL Viewer Bus Grouping







Instance Coloring








in RTL Viewer

Instance Coloring


Easy to See Instances at Lower Zoom Levels





Tooltips

- Provide Information About Nodes & Nets
- Options for Display Time Under Tools -> Options




Any Suggestions for Information to Add?







Box Selection & Zooming



Box Selection








Box **Zooming**










Zoom - Fit Selection in Window








Viewer Options Dialog Box

- New in 4.1 (May Be Subject to Change)
- Accessed from Right-Click in the Viewer
 - No Need to Go to Tools > Options for Common Options
- Filtering Options Have Moved Here from Options Menu









Filter Across Hierarchy

Filter Across Hierarchy Turned Off (& Quartus II 4.0)



Quartus II 4.1 with Filter Across Hierarchy Turned On








Filter on Selected Nodes & Nets


Selected Nodes


RTL Viewer: gam | gam | Page 3 of 20 _ | | | | | | | | | data out[2]~I 30 data_out[2]~I_4 data_out[2]~I_5 data out[2]~[6 data_out[2]~I_7 data_out[2]~I_8 data out[2]~I 9 data_out[3]~I data_out[3]~I_1 data_out[3]~I_10 data_out[3]~I_11 data_out[3]~I_12 data_out[3]~I_13 data_out[3]~I_14 data_out[3]~I_15





Selected Net










Expand & Reduce Filtered Netlist

Add or Remove Logic from Filtered Netlist View



Select AND Gate Port & Choose Expand to




Select three
DFFs &
Choose
Reduce to
Remove Logic

© 2004 Altera Corporation

Final Schematic




Expand & Reduce Filtered Netlist









Export & Copy Schematic Image



Useful for Documentation!



Export
Schematic to
JPG or BMP File




Copy Schematic to Clipboard (Paste to Word, PhotoShop etc.)


© 2004 Altera Corporation

Locate to Other Quartus II Features

Select Node(s) and Right-Click







Agenda

What is the RTL Viewer and Why Use It?

Feature Overview & User Interface Details

Technology Map Viewer

Enhancements & References





Other Enhancements

- Maintains Zoom Across Pages When Traversing Schematic Using Connectors
- Highlighted Net is "Brought to Front" of Schematic so it is not Hidden in Crowded Netlists
- Other SPRs and Suggestions from FAEs
 - Enhancement Requests
 - Cases Where Placement in Viewer Was Not Optimal

Provide More Feedback on What You and Your Customers Want to See in the Viewers!





References

- Quartus II Handbook: <u>Analyzing Designs with the Quartus II RTL Viewer & Technology Map Viewer</u>
- On-Line Demos: Using the RTL Viewer and Technology Map Viewer to Check Synthesis and Fitting Results





What is ONLY supported in Technology Mapper?

- (1) expand and reduce logic in schematic
- (2) display timing delay information and timing paths
- (3) filter unrelated nodes to isolate selected design elements
- (4) specify the number of nodes and ports you want to display per page



