

# Optimizing Performance using 65-nm Architecture



- Evolution of FPGAs and customer challenges
- Stratix<sup>®</sup> III architecture designed for high performance
- Performance benchmarks for Stratix III FPGAs
- Power optimization in Stratix III FPGAs
- Summary



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 2



# **Evolution of FPGAs–Usage and Customer Challenges**

# **Evolution of FPGA Usage**



Lower

## **Today's FPGAs Have Evolved**

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

4

## **Issues and Challenges in FPGA Projects for Asia**

**EETimes - 2006 EDA Times Study** 



#### Performance, Productivity, Power, and Price

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

5

# Stratix III FPGAs Address FPGA Design Challenges



- Performance
  - Industry's highest performance FPGA
- Power
  - Industry's lowest power high-end FPGA with innovative Programmable Power Technology
  - Net Seminar: Learn to Design with Stratix III FPGA's Programmable Power Technology and Selectable Core Voltage (April 2007)



- Productivity
  - Quartus<sup>®</sup> II software: #1 in performance and productivity
  - Net Seminar: How to Maximize Performance and Productivity for
  - Stratix III Using Quartus II Software (June 2007)



- Price
  - Patented redundancy reduces cost automatically
  - Risk-free path to structured ASIC HardCopy<sup>®</sup> devices
  - Please visit <u>www.altera.com</u> for more details

© 2007 Altera Corporation—Public

# **Benefits of Higher Performance**

- Allows faster time-to-market
  - Reduces effort for timing closure
- Provides extra operating margins for extreme conditions
- Saves cost
  - Achieves performance goals with lower speed grade devices
  - Serializes parallel logic to use lower density device
- Allows path for future system upgrades
- Provides extra horsepower if your design needs it





# Achieving Performance using Stratix III Devices

# Stratix III FPGAs Built with Performance in Mind

- Advanced 65-nm process
- High-performance architecture
- Integrated tools solution with Quartus II software



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 9

# Stratix III FPGAs Built on Leading-Edge Process Technology

- Advanced 65-nm process
  - 15% capacitance reduction  $\rightarrow$  reduces dynamic power and increases performance
- Strained silicon
  - Increased performance
- Low-k inter-metal dielectric
  - Reduces dynamic power, increases performance
- Copper interconnect
  - Increased performance, reduced IR drop
- Multiple-gate oxide thicknesses (triple oxide)
  - Trade-off of power vs. speed per transistor
- Multiple-threshold voltages
  - Trade-off of power vs. speed per transistor

### Stratix III FPGAs Built for Increased Performance and Reduced Power



© 2007 Altera Corporation—Public

# **Innovative Adaptive Logic Module**



## Stratix III FPGAs Built On a Highly Flexible ALM Architecture

© 2007 Altera Corporation—Public

## One Look-up Table (LUT) Size Does Not Fit All



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

12

## **ALM Adder Tree Support**



#### Less Logic Required - Increased Performance

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

13

## **Stratix III DSP Block Summary**



SOPC

ORLD

© 2007 Altera Corporation—Public

# **Performance Through Parallelism**



Max clock freq = 550 MHz Max performance = 384 \* 550 MHz

211 GMACS

© 2007 Altera Corporation—Public

# **DSP Advantages of Stratix III FPGAs**

- Stratix III FPGAs deliver 50X performance over dedicated digital signal processing (DSP) devices
  - Parallel processing
  - High memory- and multiplier-to-logic ratios



© 2007 Altera Corporation—Public

# **Stratix FPGAs for High-Performance DSP**



For Equivalent Performance, Stratix III FPGAs Provide Lower Cost, Low Power, and Reduced Board Space

© 2007 Altera Corporation—Public

# **Clock Networks and PLLs**

#### Abundant clock resources

- Easy placement and routing utilizing a 600-MHz clock network
- Up to 88 regional clock networks for fewer fanouts and fast local clock



High-performance and flexible phase locked loops (PLLs)

- Up to 12 PLLs per device, each with up to 10 outputs per PLL
- 5- to 720-MHz output with inherent jitter filtration

#### High-Performance Clocking Scheme at 600 MHz



© 2007 Altera Corporation—Public

# **Software-Driven Architecture**



- Architecture-optimized software tool implementation critical to achieve
  - Increased performance and reduced power
  - Efficient logic utilization
  - Enhanced productivity

#### FPGA Architecture Only as Good as the Software Can Exploit



© 2007 Altera Corporation—Public

# Quartus II Software Fully Optimized for Stratix III FPGAs



#### Altera's FPGA modeling tool (FMT)

- Enables Altera to virtually model a variety of FPGA structures to achieve an optimal, well integrated architecture
- FMT provides in-depth modeling capabilities and their effects on performance, area, and cost



© 2007 Altera Corporation—Public

# **Quartus II Key Features**

- Design space explorer
  - Automated utility to find settings for the best performance
- Incremental compile
  - Optimizes performance by block and maintains the overall performance
- TimeQuest timing analyzer
  - Supports Synopsys Design Constraint (SDC), an industry-standard tool, for faster analysis of advanced design constructs
- PowerPlay optimization
  - Localizes high-toggling nets, and routes for minimum capacitance to maximize your performance while lowering power

#### Quartus II Software is Stratix III FPGA--Ready



© 2007 Altera Corporation—Public



# Performance Comparison of Stratix III and Stratix II FPGAs

# **Stratix III FPGAs: Highest Performance**



than Stratix II FPGAs



© 2007 Altera Corporation—Public

#### **Stratix III FPGA Performance Scorecard**

Block	Stratix II Devices	Stratix III Devices **
Logic Fabric	500 MHz	600 MHz
Small RAM	500 MHz	600 MHz
Medium RAM	550 MHz	600 MHz
Large RAM	400 MHz	600 MHz
DSP Block	450 MHz	550 MHz

#### \*\* Pending characterization

© 2007 Altera Corporation—Public



# **Stratix III FPGA I/O Connectivity**

- High flexibility and efficiency
  - Modular bank structure
  - Supports over 40 industry I/O standards with adjustable slew rate, drive strength, and output delay
  - Dynamic trace compensation for trace mismatch per I/O
- Enhanced on-chip termination (OCT)
  - Dynamic OCT changes termination dynamically
  - Calibration gives repeatable and predictable termination

## **High-Performance I/Os**





© 2007 Altera Corporation—Public

# **I/O Performance**

LVDS and external memory interfaces support on all I/O banks

	Device Family		
	Stratix II FPGA Definition	Stratix III FPGA	
Interconnect	Performance	Performance * **	
DDR3 New	N/A	400 MHz	
DDR2	333 MHz	400 MHz	
QDR II	300 MHz	350 MHz	
QDR II+	N/A	350 MHz	
	300 MHz	400 MHz	
	1.0 Gbps	1.25 Gbps	
LVDS	Dynamic Phase Alignment (DPA)	Dynamic Phase Alignment (DPA)	
PCI, PCI-X	3.3-V Compliant	3.3-V Compatible	

\* Stratix III FPGA left and right banks support 300-MHz DDR. Stratix III FPGA top and bottom banks support 800-Mbps LVDS input and 500-Mbps output using a 3-resistor network.

\*\*Pending characterization



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

26



# Architecture Comparison of Stratix III and Virtex-5 FPGAs

# Stratix III ALM vs. Virtex-5 LUT-FF Pair



## Stratix III ALM-Flexible, Efficient, and Industry's Best FPGA Logic Architecture

© 2007 Altera Corporation—Public

## **Stratix II ALM 8-Input Fracturable Architecture**



SOPC

#### (1) Stratix II ALM can implement a subset of 7-input functions(2) Must have same logical function

© 2007 Altera Corporation—Public



# LUT Mapping to 6-LUT and ALM

Output 1	Output 2	V-5 minimum # shared inputs	ALM minimum # shared inputs		
5-LUT	5-LUT	5	2		
5-LUT	4-LUT	4		wer is	
5-LUT	3-LUT	3		Better	
4-LUT	4-LUT	3	0		
4-LUT	3-LUT	2	0		
3-LUT	3-LUT	1	0		

© 2007 Altera Corporation—Public

# Stratix III 8-Input Fracturable LUT vs. Virtex-5 LUT- FF Pair



## ALM Packs More Logic Efficiently for Higher Performance

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

31



# Optimizing Power in Stratix III FPGAs

# **Meeting the Power Challenge**



## Stratix III FPGAs Cut Power by 50% vs. 90 nm

© 2007 Altera Corporation—Public

# **Lowest Power FPGA in the Industry**

Stratix III FPGA Power Reduction Technique	Lower Static Power	Lower Dynamic Power
Silicon Process Optimizations	✓	$\checkmark$
Selectable Core Voltage (0.9 V or 1.1 V)	✓	$\checkmark$
Programmable Power Technology	✓	$\checkmark$
Power-Optimized DDR Memory Interface	✓	$\checkmark$
Quartus II Software PowerPlay Power Analysis and Optimization	✓	$\checkmark$

© 2007 Altera Corporation—Public

# **Programmable Power Technology**



High-Speed Logic \_\_\_\_\_



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 35

# **Programmable Power Technology**



\* Power mapping fully automated by Quartus II software based on timing constraints

High-Speed Logic \_\_\_\_\_

Unused Low-Power Logic

## High Performance Where You Need It, Lowest Power Everywhere Else



© 2007 Altera Corporation—Public

# **High Speed/Low Power**

#### Low-power mode for a tile results in

- 60% reduction in static power
- 5% reduction in dynamic power
- ~20% increase in delay
  - Quartus II CAD system doesn't use low-power mode on critical paths
  - No impact on system speed
- Tiles can be
  - Pair of logic array blocks (LABs)
  - RAM block
  - DSP block



© 2007 Altera Corporation—Public

# **High-Resolution Power Control**

Stratix III FPGA (EP3SL340) has **8,050 tiles** for very highresolution power/performance optimization

Only a small percentage of highspeed tiles required to maintain design performance



# Speed of the Fastest LABs, Power of the Slowest



© 2007 Altera Corporation—Public

## **Automatic Programmable Power**



© 2007 Altera Corporation—Public

# **Example: Power-Optimized RAM Mapping**





© 2007 Altera Corporation—Public

# **Logic and Clock Power Optimization**

#### Clock power reduction

- Stratix III hardware can shut down clock at 3 levels of tree
- Automatic placement to reduce clock power
- Power-driven placement and routing
  - Minimize capacitance of hightoggling signals
  - Without violating timing constraints



© 2007 Altera Corporation—Public

# 60% Lower Static Power (85°C)



© 2007 Altera Corporation—Public

# HardCopy III Structured ASICs - Designed for Low Power

- Structured ASIC optimized architecture for power efficiency
- Unused logic and memory blocks not connected to power rail
- Unused clock trees and PLLs not powered
- Estimated power reduction from Stratix III FPGAs
  - >275 MHz: Up to 70%
  - >50 MHz and < 275 MHz: 30% to 70%</p>
  - <50 MHz: Up to 30%</p>



© 2007 Altera Corporation—Public

# **Summary**

Stratix III devices are the fastest FPGAs

- Only FPGAs with a 600-MHz core clock speed
- Supports high-speed DDR3 standard
- Stratix III FPGAs are, on average, one speed grade faster than Virtex-5 FPGAs



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 44



# Thank You!