

Agenda

- Trends in serial I/O protocols
- Transceiver-based FPGAs
- Success factors
- Conclusion







Serial Interfaces



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



4

3rd Generation Partnership Project (3GPP) Evolution – Current Scenario



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

5

CY1

3GPP Long Term Evolution Required to Enable Enhanced Services



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

6

Broadcast Market Trends – HD

- HD perhaps as big a change as black-and-white to color transition
- Studio dilemma: Both 1080i and 720p used for broadcast, so they need to store in 1080p (or higher) to preserve quality

abc	720p	Ð	1080i	HD	1080i	Net Movies	1080i	STARZI	1080i
۲	1080i		1080i	éncore	1080i	Tremovie dame	1080i		1080i
FOX	720p	<u>.</u>	1080i	2577AD	720p		1080i		
MBC	1080i	Bravo	1080i	HB:	1080i	¢TV	1080i		
e >	1080i	(Comcast BoorteNet	1080i	IDNet	1080i	E.Müh ê	1080i		

- 3G-SDI and 10 GbE in the studio and headend in not too distant future
 - Beyond 3G-SDI, feasibility of 10 Gbps over coax already demonstrated

OC-3		OC-12 OBSAI		PCle OC-48		FC4	/	Interlaken SRIO 2.0		
155 M	270 M	622-768 M	1-1.4 G	2-2.5 G	3-3.2 G	4.25 G	5 G	6-6.5 G	10-12 G	
	SD-SDI		GbE HD-SDI		XAUI 3G-SDI	/	PCIe G	2	10GbE OC-192	

© 2007 Altera Corporation—Public



Multicast Requirements for Video Driving Ethernet Aggregation Market

Source: Metro Ethernet Forum

© 2007 Altera Corporation-Public

1





Delivering 20+ Mbits to Consumer



© 2007 Altera Corporation—Public

Parallel Interfaces

- Increasing bandwidth needs for several applications
- Parallel interfaces cannot scale up
 - I/O pin counts grow rapidly
 - Wider parallel buses have skew and synchronization issues
 - Driving parallel buses over longer distance demands more power



Serial Interfaces

- Transition from parallel to serial I/O solutions will:
 - Reduce system costs
 - Simplify system design
 - Provide scalability to meet new bandwidth requirements, and
 - Drive broadbase adoption of serial standards, e.g. PCI Express, Serial RapidIO, Gigabit Ethernet





Protocol Data Rates: 0.6 to 6.375 Gbps



Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

5

Serial Interfaces - Future

- High-speed serial I/O solutions will ultimately be deployed in nearly every type of electronic products imaginable!
- Customers in all business segments and all categories start making the transition now
- Transceiver technology gaining in importance





Transceiver-Based FPGAs

- FPGA vendors have introduced transceiver-based FPGAs
 - Altera has 4 generations of transceiver products

Benefits

- Integration of transceivers with FPGAs
- Lower system cost
- Ease of design and customization
- Proprietary high-speed protocols
- Respond to market dynamics

© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation





© 2007 Altera Corporation-Public

Stratix II GX FPGAs

- Up to 20 transceivers operating between 600 Mbps & and 375 Gbps
- Lowest-power FPGA with embedded transceivers
- Best-in-class signal integrity solution includes pre-emphasis and equalization
- Complete protocol solution including software support, intellectual property, system models and reference designs



Transceivers With Optimal Signal Integrity

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



10

Complete Transceiver Building Blocks

- 600 Mbps 6.375 Gbps
- Pre-emphasis and equalization
- Generic (basic) transceiver functionality
 - 8b/10b encoder/decoder
 - Rate matcher
 - Phase compensation FIFO
 - 8,10,16, 20, 32, 40 bit interface to core
- PCIe state machine
 - Power state sequencing
 - Electrical Idle, receive detect, and others
 - PIPE interface to core

- PCIe state machine
 - Power state sequencing
 - Electrical Idle, receive detect, and others
 - PIPE interface to core
- Gigabit Ethernet state machine
 - Comma character insertion/deletion
 - GMII-like interface to core
- XAUI state machine
 - Channel deskew, alignment, and bonding
 - XGMII-like interface to core



© 2007 Altera Corporation—Public



Transceiver MegaWizard



Simplifies Transceiver Design

© 2007 Altera Corporation—Public

Adaptive Dispersion Compensation Engine (ADCE)

- Automatically monitors and adjusts the receive equalizer for the best eye opening
- Typical systems don't require pre-emphasis for low bit error ratio (BER)
- Combined with pre-emphasis, the ADCE's adaptive equalization results in very low BER
- On-chip hot-socketing transceiver support

Plug and Play Signal Integrity with Adaptive Equalization and Hot Socketing

© 2007 Altera Corporation—Public





Best-in-Class Signal Integrity 6.375 Gbps Across 40" of FR4





Transmit Pre-Emphasis



After 9.5dB Pre-emphasis



© 2007 Altera Corporation—Public



© 2007 Altera Corporation-Public

Introducing the Arria GX FPGA Family

- Risk-free, low-cost, transceiver-based FPGA family
- Support for mainstream protocols at 1.25 and 2.5 Gbps
 - PCI Express (x1 and x4)
 - Gigabit Ethernet
 - Serial RapidIO (1x and 4x)
- 5 family members ranging from 21,580 to 90,220 logic elements (LEs) with up to 4.5 Mbits of memory and 12 transceivers
- 50K LEs for \$50 at launch (25Ku)



© 2007 Altera Corporation—Public



Stratix III FPGAs

Lowest power

- Lowest-power high-end FPGAs with Programmable Power Technology and selectable core voltage
- Quartus[®] II PowerPlay analysis and optimization technology

Highest performance core

- Fastest FPGA: Minimum of one speed grade faster than all competitive FPGAs
- Quartus II TimeQuest timing analyzer

Highest performance I/Os

- Best I/O performance and signal integrity
- Tools for signal integrity analysis

Highest density

- Biggest FPGAs with most logic, memory, and DSP resources
- Logic: 338K LEs and 270K registers
- Memory: 17.2 Mbits of 600-MHz memory
- DSP: 896 18X18 multipliers



Lowest-Power High-Performance FPGA in the Industry

© 2007 Altera Corporation—Public



65-nm High-End Product Offerings

- General applications
 - Balanced logic, memory, and multipliers

Memory- and DSP-rich applications

- More memory and multipliers per logic
- Ideal for wireless, medical imaging, and military applications



HardCopy® III

Stratux III Logic

Stratix III

Enhanced

High-bandwidth applications

- Integrated multigigabit transceivers
- Ideal for telecom, broadcast, test equipment, computer, and storage applications
- High-volume applications
 - Lower cost, lower power, and higher performance
 - Seamless migration from Stratix III FPGAs

Application-Optimized Solutions With Cost-Reduction Path

© 2007 Altera Corporation—Public







Success Factors for Transceiver-Based Designs



Designing with Transceivers is Not About Silicon Alone

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



20

Optimal Signal Integrity

Stratix II GX FPGAs offer best-in-class signal integrity at 6.375 Gbps



© 2007 Altera Corporation—Public



Complete Protocol Solutions

- Hard protocol intellectual property (IP), IP MegaCore[®] functions, reference designs
- Signal integrity modeling
- Protocol-specific development boards
 - PCI Express and SDI
- Evaluation board
- Quartus II software support
- Compliance testing
- System validation reports
- Characterization reports



Dramatically Increase Ease of Design

© 2007 Altera Corporation—Public



System-level Support Infrastructure

- Large network of high-speed experts to support system-level integration
 - Regional Support Centers (RSCs) in North America, Europe, Asia, and Japan
 - Field-based high-speed specialist Field Applications Engineers (FAEs)
 - Knowledgeable regional
 FAEs proficient in
 transceiver technology
 - Online support (MySupport)
 - Extensive collection of collateral, design examples, and characterization reports



© 2007 Altera Corporation—**Public**

Altera-TSMC Symbiotic Partnership



What Altera gets:

Access to most advanced process without huge R&D investments

Pure play foundry—no capacity conflict

Mutual benefit of an exclusive relationship

Ability to get process tuned to its needs

Benefit to	
C	

FPGA structure	What TSMC gets:				
Memory structure	Defect identification				
Large dies	Defect density (DD) reduction				
Dense interconnect	Back-end improvements				
High performance	Front-end improvements				

© 2007 Altera Corporation—Public





Summary

- Serial protocols becoming mainstream due to end-market evolution
- Stratix II GX and Arria GX FPGAs offer best-in-class transceivers with optimal signal integrity
- Unique software tools, IP, and support infrastructure enable customers to design with confidence with Altera

Design with Confidence with Altera

© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 26

