

Instruction Set

for Embedded Real time 32–bit Computer (ERC32) for SPACE Applications

Instruction Set

1. Assembly Language Syntax

The notations given in this section are taken from Sun's SPARC Assembler and are used to describe the suggested assembly language syntax for the instruction definitions given in Section 6.2.

Understanding the use of type fonts is crucial to understanding the assembly language syntax in the instruction definitions. Items in typewriter font are literals, to be entered exactly as they appear. Items in *italic font* are metasymbols that are to be replaced by numeric or symbolic values when actual assembly language code is written. For example, *asi* would be replaced by a number in the range of 0 to 255 (the value of the bits in the binary instruction), or by a symbol that has been bound to such a number.

Subscripts on metasymbols further identify the placement of the operand in the generated binary instruction. For example, *regrs2* is a *reg* (i.e., register name) whose binary value will end up in the *rs2* field of the resulting instruction.

1.1. Register Names

reg

A reg is an integer unit register. It can have a value of:

%0	through	%31	all integer registers
%g0	through	%g7	global registers—same as %0 through %7
%o0	through	%07	out registers—same as %8 through %15
%10	through	%17	local registers—same as %16 through %23
%i0	through	%i7	in registers—same as %24 through %31

Subscripts further identify the placement of the operand in the binary instruction as one of the following:

reg _{rs1}	—rs1 field
reg _{rs2}	-rs2 field
reg _{rd}	<i>—rd</i> field

freg

A *freg* is a floating-point register. It can have a value from %f0 through %f31. Subscripts further identify the placement of the operand in the binary instruction as one of the following:

freg _{rs1}	<i>—rs</i> 1 field
freg _{rs2}	-rs2 field
freg _{rd}	<i>—rd</i> field

creg

A *creg* is a coprocessor register. It can have a value from %c0 through %c31. Subscripts further identify the placement of the operand in the binary instruction as one of the following:

creg _{rs1}	-rs1 field
creg _{rs2}	-rs2 field
creg _{rd}	<i>—rd</i> field

1.2. Special Symbol Names

Certain special symbols need to be written exactly as they appear in the syntax table. These appear in typewriter font, and are preceded by a percent sign (%). The percent sign is part of the symbol name; it must appear as part of the literal value.

The symbol names are:

%psr	Processor State Register
%wim	Window Invalid Mask register
%tbr	Trap Base Register
%у	Y register
%fsr	Floating-point State Register
%csr	Coprocessor State Register
%fq	Floating-point Queue
%cd	Coprocessor Queue
%hi	Unary operator that extracts high 22 bits of its operand
%10	Unary operator that extracts low 10 bits of its operand

1.3. Values

Some instructions use operands comprising values as follows:

simm13—A signed immediate constant that fits in 13 bits *const22*—A constant that fits in 22 bits *asi*—An alternate address space identifier (0 to 255)

1.4. Label

A label is a sequence of characters comprised of alphabetic letters (a–z, A–Z (upper and lower case distinct)), underscore (_), dollar sign (\$), period (.), and decimal digits (0–9), but which does not begin with a decimal digit.

Some instructions offer a choice of operands. These are grouped as follows:

```
regaddr:

reg rs1

reg rs1 + reg rs2

address:

reg rs1 + reg rs2

reg rs1 + reg rs2

reg rs1 + simm13

reg rs1 - simm13

simm13

simm13 + reg rs1

reg_or_imm:

reg rs2

simm13
```

1.5. Instruction Mnemonics

Figure 1.1 illustrates the mnemonics used to describe the SPARC instruction set. Note that some combinations possible in *Figure 1.1* do not correspond to valid instructions (such as store signed or floating-point convert extended to extended). Refer to the instruction summary on page 6–6 for a list of valid SPARC instructions.

Data Transfer



atomic SWAP word

atomic Load-Store Unsigned Byte

Integer Operations



Floating-Point Operations



Figure 1.1. SPARC Instruction Mnemonic Summary

2. Definitions

This section provides a detailed definition for each CY7C601 instruction. Each definition includes: the instruction operation; suggested assembly language syntax; a description of the salient features, restrictions and trap conditions; a list of synchronous or floating-point/coprocessor traps which can occur as a consequence of executing the instruction; and the instruction format and op codes. Instructions are defined in alphabetical order with the instruction mnemonic shown in large bold type at the top of the page for easy reference. The instruction set summary that precedes the definitions, (*Table 1.2*), groups the instructions by type.

Table 1.1 identifies the abbreviations and symbols used in the instruction definitions. An example of how some of the description notations are used is given below in *Figure 1.2*. Register names, labels and other aspects of the syntax used in these instructions are described in the previous section.



Figure 1.2. Instruction Description

Symbol	Description	
а	Instruction field that controls instruction annulling during control transfers	
AND, OR XOR, etc.	AND, OR, XOR, etc operators	
asr_reg	Any implemented ASR (Ancillary State)	
с	The icc carry bit	
ссс	The coprocessor condition code field of the CCSR	
CONCAT	Concatenate	
cond	Instruction field that selects the condition code test for branches	

Symbol	Description	
creg	Communication Coprocessor Register : can be %ccsr, %ccfr, %ccpr, %cccrc	
CWP	PSR's Current Window Pointer field	
disp22	Instruction field that contains the 22-bit sign-extended displacement for branches	
disp30	Instruction field that contains the 30-bit word displacement for calls	
EC	PSR's Enable Coprocessor bit	
EF	PSR's Enable FPU bit	
ET	PSR's Enable Traps bit	
i	Instruction field that selects rs2 or sign_extend(simm13) as the second operand	
icc	The integer condition code field of the PSR	
imm22	Instruction field that contains the 22-bit constant used by SETHI	
n	The icc negative bit	
not	Logical complement operator	
nPC	next Program Counter	
opc	Instruction field that specifies the count for Coprocessor-operate instructions	
operand2	Either r[rs2] or sign_extend(simm13)	
PC	Program Counter	
pS	PSR's previous Supervisor bit	
PSR	Processor State Register	
r[15]	A directly addressed register (could be floating-point or coprocessor)	
rd	Instruction field that specifies the destination register (except for store)	
r[rd]	Depending on context, the integer register (or its contents) specified by the instruc- tion field, e.g., rd, rs1, rs2	
r[rd]<31>	<>> are used to specify bit fields of a particular register or I/O signal	
[r[rs1] + r[rs2]]	The contents of the address specified by r[rs1] + r[rs2]	
rs1	Instruction field that specifies the source 1 register	
rs2	Instruction field that specifies the source 2 register	
S	PSR's Supervisor bit	
shcnt	Instruction field that specifies the count for shift instructions	
sign_extend(simm13)	Instruction field that contains the 13-bit, sign-extended immediate value	
Symbol	Description	
TBR	Trap Base Register	
tt	TBR's trap type field	
uf	Floating-point exception : underflow	

Symbol	Description	
v	The icc overflow bit	
WIM	Window Invalid Mask register	
Y	Y Register	
Z	The icc zero bit	
-	Subtract	
х	Multiply	
/	Divide	
<	Replaced by	
7FFFFF H	Hexadecimal number representation	
+	Add	

Table 1.2.	Instruction	Set Summary
-------------------	-------------	-------------

Table 1.2. Instruction Set Summary				
	Name		Operation	Cycles
	LDSB(LDSBA*)	Load Signed Byte	(from Alternate Space)	$\frac{2}{2}$
	LDSH(LDSHA*)	Load Signed Halfword	(from Alternate Space)	
	LDUB(LDUBA [*]) LDUH(LDUHA [*])	Load Unsigned Byte Load Unsigned Halfword	(from Alternate Space) (from Alternate Space)	2
	LD(LDA*)	Load Word	(from Alternate Space)	2 2 2
	LDD(LDDA*)	Load Doubleword	(from Alternate Space)	3
	LDF	Load Floating Point	(2
SL	LDDF	Load Double Floating Point		3
Load and Store Instructions	LDFSR	Load Floating Point State Register		2
uc1	LDC	Load Coprocessor		2
str	LDDC	Load Double Coprocessor		3
In	LDCSR	Load Coprocessor State Register		2
ore	STB(STBA*)	Store Byte	(into Alternate Space)	3
St	STH(STHA*)	Store Halfword	(into Alternate Space)	3
pu	ST(STA*)	Store Word	(into Alternate Space)	3
l a	STD(STDA*)	Store Doubleword	(into Alternate Space)	4
03(STF	Store Floating Point		3
1	STDF STFSR	Store Double Floating Point Store Floating Point State Register		4
	STDFQ*	Store Double Floating Point Queue		3 4
	STC	Store Coprocessor		· · · · · · · · · · · · · · · · · · ·
	STDC	Store Double Coprocessor		3 4
	STCSR	Store Coprocessor State Register		3
	STDCO*	Store Double Coprocessor Queue		4
	LDSTUB(LDSTUBA*)	Atomic Load/Store Unsigned Byte	(in Alternate Space)	4
	SWAP(SWAPA*)	Swap r Register with Memory	(in Alternate Space)	4
	ADD(ADDcc)	Add	(and modify icc)	1
	ADDX(ADDXcc)	Add with Carry	(and modify icc)	1
	TADDcc(TADDccTV)	Tagged Add and modify icc	(and Trap on overflow)	1
	SUB(SUBcc)	Subtract	(and modify icc)	1
ſt	SUBX(SUBXcc)	Subtract with Carry	(and modify icc)	1
hi	TSUBcc(TSUBccTV)	Tagged Subtract and modify icc	(and Trap on overflow)	1
Arithmetic/Logical/Shift	MULScc	Multiply Step and modify icc	(and hap on eveness)	1
gica	AND(ANDcc)	And	(and modify icc)	1
307	ANDN(ANDNcc)	And Not	(and modify icc)	1
ic/]	OR(ORcc)	Inclusive Or	(and modify icc)	1
net	ORN(ORNcc)	Inclusive Or Not	(and modify icc)	1
thn	XOR(XORcc)	Exclusive Or	(and modify icc)	1
vrit	XNOR(XNORcc)	Exclusive Nor	(and modify icc)	1
A	SLL	Shift Left Logical		1
	SRL	Shift Right Logical		1
	SRA	Shift Right Arithmetic		1
	SETHI	Set High 22 Bits of r Register		1
	SAVE	Save caller's window		1
	RESTORE	Restore caller's window		1
	Bicc	Branch on Integer Condition Codes		1**
er ol	FBicc CBccc	Branch on Floating Point Condition C Branch on Coprocessor Condition Co		1^{**} 1^{**}
Control Transfer	CALL	Call	uuo	1**
rar	JMPL Jump and Link		2**	
T	RETT	Return from Trap		2**
	Ticc	Trap on Integer Condition Codes		1 (4 if Taken)
	RDY	Read Y Register		1
ş	RDPSR*	Read Processor State Register		1
e ster	RDWIM*	Read Window Invalid Mask		1
Read/Write Control Registers	RDTBR*	Read Trap Base Register		1
H∕M R€	WRY	Write Y Register		1
ead rol	WRPSR*	Write Processor State Register		1
R	WRWIM*	Write Window Invalid Mask		1
Co	WRTBR*	Write Trap Base Register		1
	UNIMP	Unimplemented Instruction		1
	IFLUSH	Instruction Cache Flush		1
FP (CP) Ops	FPop	Floating Point Unit Operations		1 to Launch
<u>тЭ</u> о	СРор	Coprocessor Operations		1 to Launch
			** assuming delay slot is filled with	

* privileged instruction

** assuming delay slot is filled with useful instruction

TEMIC Semiconductors

ADD	Add	ADD								
Operation:	$r[rd] \leftarrow r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})$									
Assembler Syntax:	add reg _{rs1} , reg_or_imm, reg _{rd}									
Description:	The ADD instruction adds the contents of the register named in the $rs1$ field, r[rs1], to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The result is placed in the register specified in the <i>rd</i> field.									
Traps:	none									
Format:										
	<u>31 30 29 25 24 19 18 14 13 12 5 4</u>	0								
	1 0 rd 000000 rs1 i=0 ignored	rs2								

31 30	29 2	5 24 19	18 1	4 13 12	
1 0	rd	000000	rs1	i=1	simm13

ADDc	C Add and modify icc	ADDcc								
Operation:	$r[rd] \leftarrow r[rs1] + operand2, where operand2 = (r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow if r[rd] = 0 \text{ then } 1, \text{ else } 0$ $v \leftarrow (r[rs1] < 31 > \text{ AND operand2} < 31 > \text{ AND not } r[rd] < 31 >)$ $OR (not r[rs1] < 31 > \text{ AND operand2} < 31 > \text{ AND } r[rd] < 31 >)$ $c \leftarrow (r[rs1] < 31 > \text{ AND operand2} < 31 >)$ $OR (not r[rd] < 31 > \text{ AND operand2} < 31 >)$ $OR (not r[rd] < 31 > \text{ AND operand2} < 31 >)$									
Assembler Syntax:	addcc reg _{rs1} , reg_or_imm, reg _{rd}									
Description:	ADDcc adds the contents of $r[rs1]$ to either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. The result is placed in the register specified in the <i>rd</i> field. In addition, ADDcc modifies all the integer condition codes in the manner described above.									
Traps:	none									
Format:										
	31 30 29 25 24 19 18 14 13 12 5 4 1 0 rd 0 1 0 0 0 0 rs1 i=0 ignored	4 0 rs2								
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3								

TEMIC Semiconductors

ADDX

Add with Carry

ADDX

Operation:	$r[rd] \leftarrow r[rs1] +$	(r[rs2] or sign extnd(simm13)) + c

Assembler

Syntax: addx reg_{rs1} , reg_{or}_{imm} , reg_{rd}

Description: ADDX adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's *i* bit equals zero, or to a 13-bit, sign-extended immediate operand if *i* equals one. It then adds the PSR's carry bit (*c*) to that result. The final result is placed in the register specified in the *rd* field.

Traps: none

1 0 rd 0 0 1 0 0 0 rs1 i=0 ignored rs2	31 3	30	29	25	24 19	18	14 13	12	54	0
	1	0	rd		001000	rs1	i=0	ignored		rs2

31	30	29	25	24 19	18	14 13	12	0
1	0		rd	001000	rs1	i=1	simm13	

ADD	Add with Carry and modify icc ADDXcc
Operation:	$r[rd] \leftarrow r[rs1] + operand2 + c$, where $operand2 = (r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd] < 31 >$
	$z \leftarrow if r[rd] = 0$ then 1, else 0
	$v \leftarrow (r[rs1] < 31 > AND operand2 < 31 > AND not r[rd] < 31 >)$
	OR (not r[rs1]<31> AND not operand2<31> AND r[rd]<31>)
	$c \leftarrow (r[rs1] < 31 > AND operand2 < 31 >)$
	OR (not r[rd]<31> AND (r[rs1]<31> OR operand2<31>))
Assembler Syntax:	addxcc reg _{rs1} , reg_or_imm, reg _{rd}
Description:	ADDXcc adds the contents of $r[rs1]$ to either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. It then adds the PSR's carry bit (<i>c</i>) to that result. The final result is placed in the register specified in the <i>rd</i> field. ADDXcc also modifies all the integer condition codes in the manner described above.
Traps:	none
Format:	
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>
	1 0 rd 011000 rs1 i=0 ignored rs2
	<u>31 30 29 25 24 19 18 14 13 12 0</u>

i=1

rs1

simm13

011000

1 0

rd

TEMIC Semiconductors

AND	And AND									
Operation:	$r[rd] \leftarrow r[rs1]$ AND (r[rs2] or sign extnd(simm13))									
Assembler Syntax:	and reg _{rs1} , reg_or_imm, reg _{rd}									
Description:	This instruction does a bitwise logical AND of the contents of register $r[rs1]$ with either the contents of $r[rs2]$ (if if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if if bit field i=1). The result is stored in register $r[rd]$.									
Traps:	none									
Format:										
	<u>31 30 29 25 24 19 18 14 13 12 5 4</u>	0								
	1 0 rd 0 0 0 0 0 1 rs1 i=0 ignored	rs2								

31 30	29	25	24 19	18	14	13	12 0
1 0	rd		000001		rs1	i=1	simm13

ANDC	C And and modify icc	ANDcc		
Operation:	$r[rd] \leftarrow r[rs1]$ AND $(r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow \text{ if } r[rd] = 0 \text{ then } 1, \text{ else } 0$ $v \leftarrow 0$ $c \leftarrow 0$			
Assembler Syntax:	andcc reg _{rs1} , reg_or_imm, reg _{rd}			
Description:	This instruction does a bitwise logical AND of the contents of register r[rs1] with of r[rs2] (if if bit field i=0) or the 13-bit, sign-extended immediate value containe (if if bit field i=1). The result is stored in register r[rd]. ANDcc also modifies all t codes in the manner described above.	ed in the instruction		
Traps:	none			
Format:				

31	30	29		25	24	19	18	14	13	12	5	4	0
1	0		rd		01000	1		rs1	i=0	ign	ored	r	s2
31	30	29		25	24	19	18	14	13	12			0
1	0		rd		01000	1		rs1	i=1		simm	13	

TEMIC Semiconductors

ANDN	And Not	ANDN									
Operation:	$r[rd] - r[rs1] \text{ AND } \overline{(r[rs2] \text{ or sign extnd(simm13)})}$										
Assembler Syntax:	andn reg _{rs1} , reg_or_imm, reg _{rd}										
Description:		ANDN does a bitwise logical AND of the contents of register $r[rs1]$ with the logical compliment (not) of either $r[rs2]$ (if if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if if bit field i=1). The result is stored in register $r[rd]$.									
Traps:	none										
Format:											
	31 30 29 25 24 19 18 14 13 12 5 1 0 rd 0 0 1 1 rs1 i=0 ignored	4 0 rs2									

31 30	29	25	24 19	18	14	13	12 0
1 0	rd		000101	rs1		i=1	simm13

ANDNcc

ANDNcc And Not and modify icc **Operation:** $r[rd] \leftarrow r[rs1]$ AND $\overline{(r[rs2] \text{ or sign extnd(simm13)})}$ n ← r[rd]<31> $z \leftarrow if r[rd] = 0$ then 1, else 0 v **←** 0 c **←** 0 Assembler Syntax: andncc reg_{rs1}, reg_or_imm, reg_{rd} **Description:** ANDNcc does a bitwise logical AND of the contents of register r[rs1] with the logical compliment (not) of either r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. ANDNcc also modifies all the integer condition codes in the manner described above. **Traps:** none

31	30	29		25	24	19	18		14	13	12	5	4		0
1	0		rd		01	0101		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	0		rd		01	0101		rs1		i=1		simm	13		



Integer Conditional Branch

Bicc

Operation:

Bicc

 $PC \leftarrow nPC$ If condition true then $nPC \leftarrow PC + (sign extnd(disp22) x 4)$

else nPC \leftarrow nPC + 4

Assembler

Assembler			
Syntax:	ba{,a}	label	
	bn{,a}	label	
	bne{,a}	label	synonym: bnz
	be{,a}	label	synonym: bz
	bg{,a}	label	
	ble{,a}	label	
	bge{,a}	label	
	bl{,a}	label	
	bgu{,a}	label	
	bleu{,a}	label	
	bcc{,a}	label	synonym: bgeu
	bcs{,a}	label	synonym: blu
	bpos{,a}	label	
	bneg{,a}	label	
	bvc{,a}	label	
	bvs{,a}	label	
		·	11. 0. 11

Note: The instruction's annul bit field, *a*, is set by appending ",a" after the branch name. If it is not appended, the *a* field is automatically reset. ",a" is shown in braces because it is optional.

Description: The Bicc instructions (except for BA and BN) evaluate specific integer condition code combinations (from the PSR's *icc* field) based on the branch type as specified by the value in the instruction's *cond* field. If the specified combination of condition codes evaluates as true, the branch is taken, causing a delayed, PC-relative control transfer to the address (PC + 4) + (sign extnd(disp22) x 4). If the condition codes evaluate as false, the branch is not taken. Refer to Section NO TAG for additional information on control transfer instructions.

If the branch is not taken, the annul bit field (a) is checked. If a is set, the instruction immediately following the branch instruction (the delay instruction) *is not* executed (i.e., it is annulled). If the annul field is zero, the delay instruction *is* executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed. See Section NO TAG regarding delay-branch instructions.

Branch Never (BN) executes like a NOP, except it obeys the annul field with respect to its delay instruction.

Branch Always (BA), because it always branches regardless of the condition codes, would normally ignore the annul field. Instead, it follows the same annul field rules: if a=1, the delay instruction is annulled; if a=0, the delay instruction is executed.

The delay instruction following a Bicc (other than BA) should not be a delayed-control-transfer instruction. The results of following a Bicc with another delayed control transfer instruction are implementation-dependent and therefore unpredictable.

Traps: none

Mnemonic	Cond.	Operation	icc Test
BN	0000	Branch Never	No test
BE	0001	Branch on Equal	Z
BLE	0010	Branch on Less or Equal	z OR (n XOR v)
BL	0011	Branch on Less	n XOR v
BLEU	0100	Branch on Less or Equal, Unsigned	c OR z
BCS	0101	Branch on Carry Set (Less than, Unsigned)	с
BNEG	0110	Branch on Negative	n
BVS	0111	Branch on oVerflow Set	v
BA	1000	Branch Always	No test
BNE	1001	Branch on Not Equal	not z
BG	1010	Branch on Greater	not(z OR (n XOR v))
BGE	1011	Branch on Greater or Equal	not(n XOR v)
BGU	1100	Branch on Greater, Unsigned	not(c OR z)
BCC	1101	Branch on Carry Clear (Greater than or Equal, Unsigned)	not c
BPOS	1110	Branch on Positive	not n
BVC	1111	Branch on oVerflow Clear	not v

31 30 29	28 25	24 22	21 0
0 0 a	cond.	010	disp22

01

SPARC V	V7.0		TEMIC Semiconductors
CALL	C	all	CALL
Operation:	$r[15] \leftarrow PC$ $PC \leftarrow nPC$ $nPC \leftarrow PC + (disp30 x 4)$		
Assembler Syntax:	call <i>label</i>		
Description:	The CALL instruction causes a delayed, une (PC + 4) + (disp30 x 4). The CALL instruct instruction following the CALL instruction is writes its return address (PC) into the <i>outs</i> re- placement which is added to the new PC is f word displacement contained in the instruction the CY7C601's user or supervisor address sp	ion does not have an annul be s always executed (See Section gister, r[15], and then adds 4 to formed by appending two low on. Consequently, the target a	it, therefore the delay slot on NO TAG). CALL first to the PC. The 32-bit dis- y-order zeros to the 30-bit
	If the instruction following a CALL uses readd a one cycle delay.	gister r[15] as a source opera	and, hardware interlocks
	<i>Programming note:</i> a register-indirect CAL <i>rd</i> set to 15.	L can be constructed using	a JMPL instruction with
Traps:	none		
Format:			
	31 30 29		0

disp30

CBccc

Coprocessor Conditional Branch

CBccc

Operation:

PC ← nPC

If condition true then $nPC \leftarrow PC + (sign extnd(disp22) x 4)$ else $nPC \leftarrow nPC + 4$

Assembler

Syntax:

cba{,a}	label
cbn{,a}	label
cb3{,a}	label
cb2{,a}	label
cb23{,a}	label
cb1{,a}	label
cb13{,a}	label
cb12{,a}	label
cb123{,a}	label
cb0{,a}	label
cb03{,a}	label
cb02{,a}	label
cb023{,a}	label
cb01{,a}	label
cb013{,a}	label
cb012{,a}	label
())	

Note: The instruction's annul bit field, *a*, is set by appending ",a" after the branch name. If it is not appended, the *a* field is automatically reset. ",a" is shown in braces because it is optional.

Description: The CBccc instructions (except for CBA and CBN) evaluate specific coprocessor condition code combinations (from the CCC<1:0> inputs) based on the branch type as specified by the value in the instruction's *cond* field. If the specified combination of condition codes evaluates as true, the branch is taken, causing a delayed, PC-relative control transfer to the address (PC + 4) + (sign extnd(disp22) x 4). If the condition codes evaluate as false, the branch is not taken. See Section NO TAG regarding control transfer instructions.

If the branch is not taken, the annul bit field (a) is checked. If a is set, the instruction immediately following the branch instruction (the delay instruction) *is not* executed (i.e., it is annulled). If the annul field is zero, the delay instruction *is* executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed. See Section NO TAG regarding delayed branching.

Branch Never (CBN) executes like a NOP, except it obeys the annul field with respect to its delay instruction.

Branch Always (CBA), because it always branches regardless of the condition codes, would normally ignore the annul field. Instead, it follows the same annul field rules: if a=1, the delay instruction is annulled; if a=0, the delay instruction is executed.

To prevent misapplication of the condition codes, a non-coprocessor instruction must immediately precede a CBccc instruction.

A CBccc instruction generates a cp_disabled trap (and does not branch or annul) if the PSR's EC bit is reset or if no coprocessor is present.

Traps:

cp_disabled cp_exception

Mnemonic	cond.	CCC<1:0> test
CBN	0000	Never
CB123	0001	1 or 2 or 3
CB12	0010	1 or 2
CB13	0011	1 or 3
CB1	0100	1
CB23	0101	2 or 3
CB2	0110	2
CB3	0111	3
CBA	1000	Always
CB0	1001	0
CB03	1010	0 or 3
CB02	1011	0 or 2
CB023	1100	0 or 2 or 3
CB01	1101	0 or 1
CB013	1110	0 or 1 or 3
CB012	1111	0 or 1 or 2

31 30	29	28 25	24 22	21 0
0 0	а	cond.	111	disp22

СРор	Coprocessor Operate CPO	p
Operation:	Dependent on Coprocessor implementation	
Assembler Syntax:	Unspecified	
Description:	CPop1 and CPop2 are the instruction formats for coprocessor operate instructions. The <i>op3</i> field CPop1 is 110110; for CPop2 it's 110111. The coprocessor operations themselves are encoded in <i>opc</i> field and are dependent on the coprocessor implementation. Note that this does not include loss tore coprocessor instructions, which fall into the integer unit's load/store instruction category.	the bad/
	All CPop instructions take all operands from, and return all results to, the coprocessor's registers. The data types supported, how the operands are aligned, and whether a CPop generate cp_exception trap are Coprocessor dependent.	•
	A CPop instruction causes a cp_disabled trap if the PSR's EC bit is reset or if no coprocesso present.	or is
Traps:	cp_disabled cp_exception	
Format:		
	21 30 20 25 24 19 18 14 13 5 4 0	

31	30	29		25	24	19	18		14	13		5	4	0
1	0		rd		11	0110		rs1			орс		rs2	
<u>31</u>	30	29		25	24	19	18		14	13		5	4	0
1	0		rd		11	0111		rs1			орс		rs2	

FABSs

Absolute Value Single

FABSs

(FPU Instruction Only)

Assembler

Syntax: fabss *freg_{rs2}*, *freg_{rd}*

Description: The FABSs instruction clears the sign bit of the word in f[rs2] and places the result in f[rd]. It does not round.

Since rs2 can be either an even or odd register, FABSs can also operate on the high-order words of double and extended operands, which accomplishes sign bit clear for these data types.

fp_disabled fp_exception*

Format:

31 30	29	25 24	19	18 14	13	54	0
1 0	rd	1	10100	ignored	000001001		rs2

* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

Traps:



FADDd

Add Double

FADDd

(FPU Instruction Only)

Operation: $f[rd]d \leftarrow f[rs1]d + f[rs2]d$

Assembler

Syntax: faddd $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FADDd instruction adds the contents of f[rs1] CONCAT f[rs1+1] to the contents of f[rs2] CON-CAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1].
- Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29 2	5 24 19	18 14	13 5	4 0
10	rd	110100	rs1	001000010	rs2



FADDs

Add Single

FADDs

(FPU Instruction Only)

Operation: $f[rd]s \leftarrow f[rs1]s + f$	eration: $f[rd]s \leftarrow f[rs1]s + f[rs2]$	S
---	---	---

Assembler

Syntax: fadds $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FADDs instruction adds the contents of f[rs1] to the contents of f[rs2] as specified by the ANSI/ IEEE 754-1985 standard and places the results in f[rd].
- Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29	25 24	19	18	14	13	5	4	0
10	rd	11	0100	r	s1	00100001		rs2	

FADDx

Add Extended

FADDx

(FPU Instruction Only)

Operation:	$f[rd]x \leftarrow f[rs1]x + f[rs2]x$
Assembler Syntax:	faddx <i>freg_{rs1}, freg_{rs2}, freg_{rd}</i>
Description:	The FADDx instruction adds the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] to the con- tents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 stan- dard and places the results in f[rd], f[rd+1], and f[rd+2].
Traps:	fp_disabled fp_exception (of, uf, nv, nx)
Format:	

31 30	29	25 24	19	18	14	13	5	4
1 0	rd	1	10100	rs1		001000011		rs2



FBfcc

Floating-Point Conditional Branch

FBfcc

Operation:

PC ← nPC

If condition true then nPC \leftarrow PC + (sign extnd(disp22) x 4)

else nPC \leftarrow nPC + 4

Assembler

Syntax:

fba{,a}	label	
fbn{,a}	label	
fbu{,a}	label	
fbg{,a}	label	
fbug{,a}	label	
fbl{,a}	label	
fbul{,a}	label	
fblg{,a}	label	
fbne{,a}	label	synonym: fbnz
fbe{,a}	label	synonym: fbz
fbue{,a}	label	
fbge{,a}	label	
fbuge{,a}	label	
fble{,a}	label	
fbule{,a}	label	
fbo{,a}	label	
-, -		

Note: The instruction's annul bit field, a, is set by appending ",a" after the branch name. If it is not appended, the *a* field is automatically reset. ",a" is shown in braces because it is optional.

Description: The FBfcc instructions (except for FBA and FBN) evaluate specific floating-point condition code combinations (from the FCC<1:0> inputs) based on the branch type, as specified by the value in the instruction's cond field. If the specified combination of condition codes evaluates as true, the branch is taken, causing a delayed, PC-relative control transfer to the address (PC + 4) + (sign extnd(disp22))x 4). If the condition codes evaluate as false, the branch is not taken. See Section NO TAG for additional information on control transfer instructions.

> If the branch is not taken, the annul bit field (a) is checked. If a is set, the instruction immediately following the branch instruction (the delay instruction) is not executed (i.e., it is annulled). If the annul field is zero, the delay instruction is executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed. See Section NO TAG regarding delayed branch instructions.

> Branch Never (FBN) executes like a NOP, except it obeys the annul field with respect to its delay instruction.

> Branch Always (FBA), because it always branches regardless of the condition codes, would normally ignore the annul field. Instead, it follows the same annul field rules: if a=1, the delay instruction is annulled; if a=0, the delay instruction is executed.

> To prevent misapplication of the condition codes, a non-floating-point instruction must immediately precede an FBfcc instruction.

> An FBfcc instruction generates an fp disabled trap (and does not branch or annul) if the PSR's EF bit is reset or if no Floating-Point Unit is present.

TEMIC Semiconductors

Traps:

fp_disabled fp_exception*

Mnemonic	Cond.	Operation	fcc Test
FBN	0000	Branch Never	no test
FBNE	0001	Branch on Not Equal	U or L or G
FBLG	0010	Branch on Less or Greater	L or G
FBUL	0011	Branch on Unordered or Less	U or L
FBL	0100	Branch on Less	L
FBUG	0101	Branch on Unordered or Greater	U or G
FBG	0110	Branch on Greater	G
FBU	0111	Branch on Unordered	U
FBA	1000	Branch Always	no test
FBE	1001	Branch on Equal	Е
FBUE	1010	Branch on Unordered or Equal	U or E
FBGE	1011	Branch on Greater or Equal	G or E
FBUGE	1100	Branch on Unordered or Greater or Equal	U or G or E
FBLE	1101	Branch on Less or Equal	L or E
FBULE	1110	Branch on Unordered or Less or Equal	U or L or E
FBO	1111	Branch on Ordered	L or G or E

Format:

31 30	29	28 25	24 2	2 21	0
0 0	а	cond.	110		disp22

* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

FCMPd

Compare Double

FCMPd

(FPU Instruction Only)

Assembler

Syntax: fcmpd $freg_{rs1}$, $freg_{rs2}$

Description: FCMPd subtracts the contents of f[rs2] CONCAT f[rs2+1] from the contents of f[rs1] CONCAT f[rs1+1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1], f[rs1+1] and fs2 represents the contents of f[rs2], f[rs2+1].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPd causes an invalid exception (nv) if either operand is a signaling NaN.

Traps: fp_disabled fp_exception (nv)

31	30	29 25	24 19	18 14	13 5	4 0
1	0	ignored	110101	rs1	001010010	rs2



FCMPEd Compare Double and Exception if Unordered FCMPEd

(FPU Instruction Only)

Assembler Syntax:

fcmped freg_{rs1}, freg_{rs2}

Description: FCMPEd subtracts the contents of f[rs2] CONCAT f[rs2+1] from the contents of f[rs1] CONCAT f[rs1+1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	Relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1], f[rs1+1] and fs2 represents the contents of f[rs2], f[rs2+1].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPEd causes an invalid exception (nv) if either operand is a signaling or quiet NaN.

Traps: fp_disabled fp_exception (nv)

31 30	29 25	24 19	18 14	13 5	4 0
1 0	ignored	110101	rs1	001010110	rs2



FCMPES Compare Single and Exception if Unordered FCMPES

(FPU Instruction Only)

Assembler

Syntax: fcmpes $freg_{rs1}$, $freg_{rs2}$

Description: FCMPEs subtracts the contents of f[rs2] from the contents of f[rs1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	Relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1] and fs2 represents the contents of f[rs2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPEs causes an invalid exception (nv) if either operand is a signaling or quiet NaN.

Traps: fp_disabled fp_exception (nv)

31 30	29 25	24 19	18 14	13 5	4 0
1 0	ignored	110101	rs1	001010101	rs2



FCMPEX Compare Extended and Exception if Unordered FCMPE X

(FPU Instruction Only)

Assembler Syntax:

fcmpex *freg_{rs1}*, *freg_{rs2}*

Description: FCMPEx subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	Relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1], f[rs1+1], f[rs1+2] and fs2 represents the contents of f[rs2], f[rs2+1], f[rs2+2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPEx causes an invalid exception (nv) if either operand is a signaling or quiet NaN.

fp_disabled fp_exception (nv)

Format:

Traps:

31 30	29 25	24 19	18 14	13 5	4 0
10	ignored	110101	rs1	001010111	rs2

FCMPs

Compare Single

FCMPs

(FPU Instruction Only)

Operation: $fcc \leftarrow f[rs1]s$ COMPARE f[rs2]s

Assembler

Syntax: fcmps $freg_{rs1}$, $freg_{rs2}$

Description: FCMPs subtracts the contents of f[rs2] from the contents of f[rs1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	Relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1] and fs2 represents the contents of f[rs2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPs causes an invalid exception (nv) if either operand is a signaling NaN.

Traps: fp_disabled fp_exception (nv)

31 30	29 25	24 19	18 14	13 5	4 0
1 0	ignored	110101	rs1	001010001	rs2

FCMPx

Compare Extended

FCMPx

(FPU Instruction Only)

Operation: $fcc \leftarrow f[rs1]x$ COMPARE f[rs2]x

Assembler

Syntax: fcmpx $freg_{rs1}$, $freg_{rs2}$

Description: FCMPx subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

fcc	Relation
0	fs1 = fs2
1	fs1 < fs2
2	fs1 > fs2
3	fs1 ? fs2 (unordered)

In this table, fs1 stands for the contents of f[rs1], f[rs1+1], f[rs1+2] and fs2 represents the contents of f[rs2], f[rs2+1], f[rs2+2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPx causes an invalid exception (nv) if either operand is a signaling NaN.

Traps: fp_disabled fp_exception (nv)

31 30	29 25	24 19	18 14	13 5	4 0
10	ignored	110101	rs1	001010011	rs2

FDIVd

Divide Double

FDIVd

(FPU Instruction Only)

Operation: $f[rd]d \leftarrow f[rs1]d / f[rs2]d$

Assembler

Syntax: fdivd $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FDIVd instruction divides the contents of f[rs1] CONCAT f[rs1+1] by the contents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1].
- Traps: fp_disabled fp_exception (of, uf, dz, nv, nx)

31 30	29 25	5 24 19	18 14	13 5	4 0
1 0	rd	110100	rs1	001001110	rs2



FDIVs

Divide Single

FDIVs

(FPU Instruction Only)

Operation: $1[ra]s \leftarrow 1[rs1]s / 1[rs2]s$	Operation:	f[rd]s ← f[rs1]s / f[rs2]s
---	-------------------	----------------------------

Assembler

Syntax: fdivs $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FDIVs instruction divides the contents of f[rs1] by the contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd].
- Traps: fp_disabled fp_exception (of, uf, dz, nv, nx)

31 30	29 25	5 24 19	18 14	13 5	4 0
10	rd	110100	rs1	001001101	rs2
FDIVx

Divide Extended

FDIVx

(FPU Instruction Only)

Operation:	f[rd]x ← f[rs	s1]x / f[rs2]x
operation	The reader	JIJA / ILIJAJA

Assembler

Syntax: fdivx $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FDIVx instruction divides the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] by the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2].
- Traps: fp_disabled fp_exception (of, uf, dz, nv, nx)

31 30	29	25 24	4 19	18	14	13	5	4 0
10	rd	1	10100		rs1	001001111		rs2

FdTOi

Convert Double to Integer

FdTOi

(FPU Instruction Only)

Operation:	f[rd]i ← f[rs2]d

Assembler	
Syntax:	

fdtoi *freg_{rs2}, freg_{rd}*

Description: FdTOi converts the floating-point double contents of f[rs2] CONCAT f[rs2+1] to a 32-bit, signed integer by rounding toward zero as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. The rounding direction field (*RD*) of the FSR is ignored.

Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	19	18 14	13	54	0
10	rd	11	0100	ignored	011010	010	rs2

FdTOs

Convert Double to Single

FdTOs

(FPU Instruction Only)

Operation:	f[rd]s ◀—	f[rs2]d
1		L 1

Assembler

Syntax: fdtos $freg_{rs2}$, $freg_{rd}$

Description: FdTOs converts the floating-point double contents of f[rs2] CONCAT f[rs2+1] to a single-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction field (*RD*) of the FSR.

Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29	25	24 19	18 14	4 13	5	4	0
1 0	rd		110100	ignored	C	011000110	rs2	

FdTOx

Convert Double to Extended

FdTOx

(FPU Instruction Only)

Operation:	f[rd]x - f[rs2]d
Assembler Syntax:	fdtox $freg_{rs2}, freg_{rd}$
Description:	FdTOx converts the floating-point double contents of $f[rs2]$ CONCAT $f[rs2+1]$ to an extended-preci- sion, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], $f[rd+1]$, and $f[rd+2]$. Rounding is performed according to the rounding direction (<i>RD</i>) and rounding precision (<i>RP</i>) fields of the FSR.
Traps:	fp_disabled fp_exception (nv)

31 30	29 2	25 24	19	18 14	13	5	4 0
1 0	rd	1	10100	ignored	0	11001110	rs2

FiTOd

Convert Integer to Double

FiTOd

(FPU Instruction Only)

Assembler

Syntax: fitod $freg_{rs2}$, $freg_{rd}$

- **Description:** FiTOd converts the 32-bit, signed integer contents of f[rs2] to a floating-point, double-precision format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd] and f[rd+1].
- Traps: fp_disabled fp_exception*

Format:

31 30	29	25	24 19	18 14	13 5	54	0
10	rd		110100	ignored	011001000	rs2	

FiTOs

Convert Integer to Single

FiTOs

(FPU Instruction Only)

Operation:	f[rd]s ← f[rs2]i

Assembler Syntax:

fitos $freg_{rs2}$, $freg_{rd}$

Description: FiTOs converts the 32-bit, signed integer contents of f[rs2] to a floating-point, single-precision format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction field, *RD*.

Traps: fp_disabled fp_exception (nx)

31 30	29 2	25 24 19	9 18 14	13 5	4 0
10	rd	110100	ignored	011000100	rs2

FiTOx

Convert Integer to Extended

FiTOx

(FPU Instruction Only)

Operation: f[rd]x ← f[rs2]i

Assembler

Syntax: fitox $freg_{rs2}$, $freg_{rd}$

Description: FiTOx converts the 32-bit, signed integer contents of f[rs2] to an extended-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2].

Traps: fp_disabled fp_exception*

Format:

31 30	29	25	24 19	18 14	13	5	4 0
1 0	rd		110100	ignored	011001100		rs2

SPARC V7.0

FMOVs

Move

FMOVs

(FPU Instruction Only)

Operation:	f[rd]s ◀–	f[rs2]s
Operation.	i[iu]5 ¬	1[102]0

Assembler

Syntax: fmovs $freg_{rs2}$, $freg_{rd}$

- **Description:** The FMOVs instruction moves the word content of register f[rs2] to the register f[rd]. Multiple FMOVs's are required to transfer multiple-precision numbers between *f* registers.
- Traps: fp_disabled fp_exception*

Format:

31 30 29	25 24	19 18	14 13	5	4 0
1 0 rd	110	100 ign	ored 000	000001	rs2



FMULd

Multiply Double

FMULd

(FPU Instruction Only)

Operation: $f[rd]d \leftarrow f[rs1]d \times f[rs2]d$

Assembler

Syntax: fmuld $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

Description: The FMULd instruction multiplies the contents of f[rs1] CONCAT f[rs1+1] by the contents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1].

Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29 2	25 24	19	18	14	13	5	4	0
10	rd	11	0100	rs	1	001001010)	rs2	

FMULs

Multiply Single

FMULs

(FPU Instruction Only)

Assembler

Syntax: fmuls $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

- **Description:** The FMULs instruction multiplies the contents of f[rs1] by the contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd].
- Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29 2	25 24	19	18	14	13	5	4	0
1 0	rd	11	0100	rs	1	001001001		rs2	

FMULx

Multiply Extended

FMULx

(FPU Instruction Only)

Operation: $f[rd]x \leftarrow f[rs1]x \times f[rs2]x$

Assembler

Syntax: fmulx $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

Description: The FMULx instruction multiplies the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] by the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2].

Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29 2	25 24	19	18	14	13	5	4 0
10	rd	11	0100	rs	l	001001011		rs2

FNEGs

Negate

FNEGs

(FPU Instruction Only)

Operation:	f[rd]s ← f[rs2]s XOR 80000000 H
Assembler Syntax:	fnegs $freg_{rs2}$, $freg_{rd}$
Description:	The FNEGs instruction complements the sign bit of the word in f[rs2] and places the result in f[rd]. It does not round.
	Since this FPop can address both even and odd f registers, FNEGs can also operate on the high- order words of double and extended operands, which accomplishes sign bit negation for these data types.
Traps:	fp_disabled fp_exception*

Format:

31 30	29 2	5 24 1	9 18 14	13 5	4 0
1 0	rd	110100	ignored	000000101	rs2



FSQRTd

Square Root Double

FSQRTd

(FPU Instruction Only)

Operation:	f[rd]d ← SQRT f[rs2]d
Operation.	

Assembler

Syntax: fsqrtd $freg_{rs2}$, $freg_{rd}$

Description: FSQRTd generates the square root of the floating-point double contents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd] and f[rd+1]. Rounding is performed according to the rounding direction field (*RD*) of the FSR.

Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	19	18 14	13	5	4 0
1 0	rd	1	10100	ignored	000101010		rs2

FSQRTs

Square Root Single

FSQRTs

(FPU Instruction Only)

Assembler Syntax:

fsqrts *freg_{rs2}*, *freg_{rd}*

Description: FSQRTs generates the square root of the floating-point single contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction field (*RD*) of the FSR.

Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	4 19	18 14	13 5	54 <u>0</u>
10	rd	1	10100	ignored	000101001	rs2



FSQRTx

Square Root Extended

FSQRTx

(FPU Instruction Only)

Operation: f[rd]x - SQRT f[rs2]x

Assembler

Syntax: fsqrtx *freg_{rs2}*, *freg_{rd}*

- **Description:** FSQRTx generates the square root of the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2]. Rounding is performed according to the rounding direction (*RD*) and rounding precision (*RP*) fields of the FSR.
- Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	19	18	14	13		54	(0
1 0	rd	11	0100	ignor	ed	000	101011		rs2	

FsTOd

Convert Single to Double

FsTOd

(FPU Instruction Only)

Operation:	f[rd]d ← f[rs2]s

Assembler Syntax:

k: fstod $freg_{rs2}$, $freg_{rd}$

Description: FsTOd converts the floating-point single contents of f[rs2] to a double-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd] and f[rd+1]. Rounding is performed according to the rounding direction field (*RD*) of the FSR.

```
Traps: fp_disabled
fp_exception (nv)
```

31 30	29	25 24	19_18	14 13	54	0
10	rd	11010	0 igno	ored 011	001001	rs2

FsTOi

Convert Single to Integer

FsTOi

(FPU Instruction Only)

Operation:	f[rd]i ← f[rs2]s
-------------------	------------------

Assembler

Syntax: fstoi *freg_{rs2}*, *freg_{rd}*

Description: FsTOi converts the floating-point single contents of f[rs2] to a 32-bit, signed integer by rounding toward zero as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. The rounding field (*RD*) of the FSR is ignored.

Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	19	18 14	13	5	4	0
10	rd	1.	10100	ignored	01	1010001	rs2	

FsTOx

Convert Single to Extended

FsTOx

(FPU Instruction Only)

Operation:	f[rd]x - f[rs2]s
Assembler	

Assembler	
Syntax:	fstox <i>freg_{rs2}</i> , <i>freg_{rd}</i>

- **Description:** FsTOx converts the floating-point single contents of f[rs2] to an extended-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2]. Rounding is performed according to the rounding direction (*RD*) and rounding precision (*RP*) fields of the FSR.
- Traps: fp_disabled fp_exception (nv)

31 30	29	25	24 19	18 14	13	54	0
10		rd	110100	ignored	01100110	1	rs2



FSUBd

Subtract Double

FSUBd

(FPU Instruction Only)

Operation: $f[rd]d \leftarrow f[rs1]d - f[rs2]d$

Assembler

Syntax: fsubd $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

Description: The FSUBd instruction subtracts the contents of f[rs2] CONCAT f[rs2+1] from the contents of f[rs1] CONCAT f[rs1+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1].

Traps: fp_disabled fp_exception (of, uf, nx, nv)

31 30	29 2	25 24	19	18	14	13	5	4 0
10	rd	11	0100	rs	s 1	001000110		rs2

FSUBs

Subtract Single

FSUBs

(FPU Instruction Only)

Operation:	f[rd]s - f[rs1]s - f[rs2]s
Assembler Syntax:	fsubs <i>freg_{rs1}, freg_{rs2}, freg_{rd}</i>
Description:	The FSUBs instruction subtracts the contents of f[rs2] from the contents of f[rs1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd].
Traps:	fp_disabled fp_exception (of, uf, nx, nv)
Format:	

31 30 29	25	24 19	18 14	13 5	4 0
10	rd	110100	rs1	001000101	rs2

FSUBx

Subtract Extended

FSUBx

(FPU Instruction Only)

Operation: $f[rd]x \leftarrow f[rs1]x - f[rs2]x$

Assembler

Syntax: fsubx $freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$

Description: The FSUBx instruction subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2].

Traps: fp_disabled fp_exception (of, uf, nv, nx)

31 30	29 2	25 24	19	18	14	13	5_4	4 0
10	rd	11	0100	rs1		001000111		rs2

rs2

FxTOd

10

rd

Convert Extended to Double

FxTOd

(FPU Instruction Only)

f[rs2+2] rd. The on (<i>RD</i>)
0
i

ignored

011001011

110100

FxTOi

Convert Extended to Integer

FxTOi

(FPU Instruction Only)

Operation:	f[rd]i - f[rs2]x

Assembler	
Syntax:	fxtoi <i>freg_{rs2}, freg_{rd}</i>

Description: FxTOi converts the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] to a 32-bit, signed integer by rounding toward zero as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. The rounding field (*RD*) of the FSR is ignored.

Traps: fp_disabled fp_exception (nv, nx)

31 30	29	25 24	19	18 14	13	54	0
10	rd	1	10100	ignored	011010011		rs2

FxTOs FxTOs Convert Extended to Single (FPU Instruction Only) **Operation:** f[rd]s - f[rs2]xAssembler Syntax: fxtos $freg_{rs2}$, $freg_{rd}$ **Description:** FxTOs converts the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] to a single-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction (RD) field of the FSR. fp_disabled **Traps:** fp_exception (of, uf, nv, nx) Format:

31 30	29	25	24 19	18 14	13	5 4 0
1 0	rd		110100	ignored	011000111	rs2

IFLUSH IFLUSH Instruction Cache Flush Operation: $FLUSH \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$ Assembler Syntax: iflush address **Description:** The IFLUSH instruction causes a word to be flushed from an instruction cache which may be internal to the processor. The word to be flushed is at the address specified by the contents of r[rs1] plus either the contents of r[rs2] if the instruction's i bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. Since there is no internal instruction cache in the current CY7C600 family, the result of executing an IFLUSH instruction is dependent on the state of the input signal, Instruction Cache Flush Trap (\overline{IFT}). If $\overline{IFT} = 1$, IFLUSH executes as a NOP, with no side effects. If $\overline{IFT} = 0$, execution of IFLUSH causes an illegal instruction trap.

Traps: illegal_instruction

31	30	29 25	24 19	18	14 13 12	5	4	0
1	0	ignored	111011	rs1	i=0	ignored	rs2	
31	30	29 25	24 19	18	14 13 12			0
1	0	ignored	111011	rs1	i=1	simm	13	

JMPL

Jump and Link

JMPL

Operation: $r[rd] \leftarrow PC$ $PC \leftarrow nPC$ $nPC \leftarrow r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})$

Assembler Syntax:

jmpl address, reg_{rd}

Description: JMPL first provides linkage by saving its return address into the register specified in the *rd* field. It then causes a register-indirect, delayed control transfer to an address specified by the sum of the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one.

If either of the low-order two bits of the jump address is nonzero, a memory_address_not_aligned trap is generated.

Programming note: A register-indirect CALL can be constructed using a JMPL instruction with rd set to 15. JMPL can also be used to return from a CALL. In this case, rd is set to 0 and the return (jump) address would be equal to r[31] + 8.

Traps: memory_address_not_aligned

31	30	29		25	24 1	9 18		14 13	12	5	4	0
1	0		rd		111000		rs1	i=0	i	gnored	r	s2
31	30	29		25	24 1	9 18		14 13	12			0
1	0		rd		111000		rs1	i=1		simm	13	

LD	Load Word LD
Operation:	$r[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$
Assembler Syntax:	ld [address], reg _{rd}
Description:	The LD instruction moves a word from memory into the destination register, $r[rd]$. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If LD takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.
Traps:	memory_address_not_aligned data_access_exception
Format:	
	31 30 29 25 24 19 18 14 13 12 5 4 0

31	30	29		25	24 19	18	14 13 1	12 5	4 0
1	1		rd		000000	rs1	i=0	ignored	rs2
31	30	29		25	24 19	18	14 13 1	12	0
1	1		rd		000000	rs1	i=1	simm	13

SPARC V7.0

LDA	Load Word from Alternate space LDA
	(Privileged Instruction)
Operation:	address space ← asi r[rd] ← [r[rs1] + r[rs2]]
Assembler Syntax:	lda [<i>regaddr</i>] <i>asi, reg_{rd}</i>
Description:	The LDA instruction moves a word from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2].
	If LDA takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 2	5 24	19	18	14	13	12	54	0
1 1	rd	010	0000	rs1		i=0	asi		rs2

LDC	Load Coprocessor register LDC
Operation:	$c[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$
Assembler Syntax:	ld [address], creg _{rd}
Description:	The LDC instruction moves a word from memory into a coprocessor register, $c[rd]$. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be gener- ated. If LDC takes a trap, the state of the coprocessor depends on the particular implementa- tion.
	If the instruction following a coprocessor load uses the load's c[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.
Traps:	cp_disabled cp_exception memory_address_not_aligned data_access_exception
T (

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		11	0000		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		11	0000		rs1		i=1		simm	13		

LDCSR

Load Coprocessor State Register

LDCSR

Operation: $CSR \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$

Assembler

Syntax: ld [address], %csr

Description: The LDCSR instruction moves a word from memory into the Coprocessor State Register. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one.

If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If LDCSR takes a trap, the state of the coprocessor depends on the particular implementation.

If the instruction following a LDCSR uses the CSR as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon implementation of the coprocessor.

Programming note: If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.

Traps: cp_disabled cp_exception memory_address_not_aligned data_access_exception

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		11	0001		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		11	0001		rs1		i=1		simm	13		

LDD LDD Load Doubleword **Operation:** $r[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$ $r[rd + 1] \leftarrow [(r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})) + 4]$ Assembler Syntax: ldd [address], reg_{rd} **Description:** The LDD instruction moves a doubleword from memory into a destination register pair, r[rd] and r[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's i bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if i equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register (see discussion in Section NO TAG). If a data access exception trap takes place during the effective address memory access, the destination registers remain unchanged. If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem. For an LDD, this applies to both destination registers. *Programming note:* If rs1 is set to 0 and i is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.

Traps: memory_address_not_aligned data_access_exception

31 3	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		000	011		rs1		i=0		ignored		rs2	
31 3	30	29		25	24	19	18		14	13	12				0
1	1		rd		000	011		rs1		i=1		simm	13		

LDDA	Load Doubleword from Alternate space LDDA
	(Privileged Instruction)
Operation:	address space \leftarrow asi r[rd] \leftarrow [r[rs1] + r[rs2]] r[rd +1] \leftarrow [r[rs1] + r[rs2] + 4]
Assembler Syntax:	ldda [<i>regaddr</i>] <i>asi, reg_{rd}</i>
Description:	The LDDA instruction moves a doubleword from memory into the destination registers, r[rd] and r[rd+1]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register (see discussion in Section NO TAG).
	If a trap takes place during the effective address memory access, the destination registers re- main unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem. For an LDDA, this applies to both destination registers.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 25	24 19	18 14	13 12	2 5	4 0
1 1	rd	010011	rs1	i=0	asi	rs2

LDDC LDDC Load Doubleword Coprocessor **Operation:** $c[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$ $c[rd + 1] \leftarrow [(r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})) + 4]$ Assembler Syntax: ldd [address], creg_{rd} **Description:** The LDDC instruction moves a doubleword from memory into the coprocessor registers, c[rd] and c[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's i bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if i equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register (see discussion in Section NO TAG). If the PSR's EC bit is set to zero or if no coprocessor is present, a cp disabled trap will be generated. If LDDC takes a trap, the state of the coprocessor depends on the particular implementation. If the instruction following a coprocessor load uses the load's c[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem and coprocessor implementation. For an LDDC, this applies to both destination registers. *Programming note:* If rs1 is set to 0 and i is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register. **Traps:** cp_disabled cp_exception memory_address_not_aligned data_access_exception Format:

31	30	29		25	24 19	18	14 13 12	5	4	0
1	1		rd		110011	rs1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14 13 12			0
1	1		rd		110011	rs1	i=1	simm	13	

LDDF

Load Doubleword Floating-Point

LDDF

Operation:	$f[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$
	$f[rd + 1] \leftarrow [(r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})) + 4]$
Assembler Syntax:	ldd [address], freg _{rd}
Description:	The LDDF instruction moves a doubleword from memory into the floating-point registers, $f[rd]$ and $f[rd+1]$. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register (see discussion in Section NO TAG).
	If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If a trap takes place during the effective address memory access, the destination registers remain unchanged.
	If the instruction following a floating-point load uses the load's f[rd] register as a source oper- and, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem. For an LDDF, this applies to both destination registers.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.
Traps:	fp_disabled fp_exception* memory_address_not_aligned data_access_exception
Format:	

31 30 29 25 24 19 18 14 13 12 5 4 0 1 100011 ignored 1 rd rs1 i=0 rs2 19 18 31 30 29 25 24 14 13 12 0 100011 1 i=1 rd simm13 1 rs1

LDF	Load Floating-Point register LDF
Operation:	$f[rd] \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$
Assembler Syntax:	ld [address], freg _{rd}
Description:	The LDF instruction moves a word from memory into a floating-point register, $f[rd]$. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If the PSR's EF bit is set to zero or if no Floating-Point Unit is present, an fp_disabled trap will be generated. If LDF takes a trap, the contents of the destination register remain unchanged.
	If the instruction following a floating-point load uses the load's f[rd] register as a source oper- and, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.
Traps:	fp_disabled fp_exception* memory_address_not_aligned data_access_exception

Format:

31	30	29		25	24 19	18	14 1	3 12	5	4	0
1	1		rd		100000	rs1	i=	0	ignored	rs2	
31	30	29		25	24 19	18	14 1	3 12			0
1	1		rd		100000	rs1	i=	1	simm	13	

LDFSR

Load Floating-Point State Register

LDFSR

Operation:	$FSR \leftarrow [r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})]$
Assembler	

Syntax: ld [address], %fsr

Description: The LDFSR instruction moves a word from memory into the floating-point state register. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. This instruction will wait for all pending FPops to complete execution before it loads the memory word into the FSR.

If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If LDFSR takes a trap, the contents of the FSR remain unchanged.

If the instruction following a LDFSR uses the FSR as a source operand, hardware interlocks add one or more cycle delay to the following instruction depending upon the memory subsystem.

Programming note: If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.

Traps:

fp_disabled fp_exception* memory_address_not_aligned data_access_exception

Format:

31	30	29		25	24 19	18	14 13	12 5	4	0
1	1		rd		100001	rs1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14 13	12		0
1	1		rd		100001	rs1	i=1	simm	13	
LDSB LDSB Load Signed Byte $r[rd] \leftarrow sign extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]$ **Operation:** Assembler Syntax: ldsb [address], reg_{rd} **Description:** The LDSB instruction moves a signed byte from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The fetched byte is right-justified and sign-extended in r[rd]. If LDSB takes a trap, the contents of the destination register remain unchanged. If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem. *Programming note:* If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register. **Traps:** data_access_exception Format:

31	30	29		25	24	9 18		14	13	12	5	4		0
1	1		rd		001001		rs1		i=0		ignored		rs2	
31	30	29		25	24	9 18		14	13	12				0
1	1		rd		001001		rs1		i=1		simm	13		

LDSBA

Load Signed Byte from Alternate space

LDSBA

(Privileged Instruction)

Operation:	address space 🖛 asi
	$r[rd] \leftarrow sign extnd[r[rs1] + r[rs2]]$
Assembler Syntax:	ldsba [<i>regaddr</i>] <i>asi</i> , <i>reg_{rd}</i>
Description:	The LDSBA instruction moves a signed byte from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched byte is right-justified and sign-extended in r[rd].
	If LDSBA takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) data_access_exception

31 30	29 25	24 19	18 14		12 5	4 0
1 1	rd	011001	rs1	i=0	asi	rs2

LDSH LDSH Load Signed Halfword $r[rd] \leftarrow sign extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]$ **Operation:** Assembler Syntax: ldsh [address], reg_{rd} **Description:** The LDSH instruction moves a signed halfword from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The fetched halfword is right-justified and sign-extended in r[rd]. If LDSH takes a trap, the contents of the destination register remain unchanged. If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem. *Programming note:* If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register. **Traps:** memory_address_not_aligned data_access_exception Format:

31	30	29		25	24 19	18	14 13	12 5	4 0
1	1		rd		001010	rs1	i=0	ignored	rs2
31	30	29		25	24 19	18	14 13	12	0
1	1		rd		001010	rs1	i=1	simm	13

LDSHA

Load Signed Halfword from Alternate space

LDSHA

(Privileged Instruction)

Operation:	address space - asi r[rd] - sign extnd[r[rs1] + r[rs2]]
Assembler Syntax:	ldsha [<i>reg_{addr}</i>] <i>asi, reg_{rd}</i>
Description:	The LDSHA instruction moves a signed halfword from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched halfword is right-justified and sign-extended in r[rd].
	If LDSHA takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 2	25 24	19 1	18	14 13	12 5	4 0
1 1	rd	011	010	rs1	i=0	asi	rs2

LDSTUB

Atomic Load/Store Unsigned Byte

LDSTUB

Operation: $r[rd] \leftarrow zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]$ $[r[rs1] + (r[rs2] or sign extnd(simm13))] \leftarrow FFFFFFFF H$

Assembler Syntax:

ldstub [address], reg_{rd}

Description: The LDSTUB instruction moves an unsigned byte from memory into the destination register, r[rd], and rewrites the same byte in memory to all ones, while preventing asynchronous trap interruptions. In a multiprocessor system, two or more processors executing atomic load/store instructions which address the same byte simultaneously are guaranteed to execute them serially, in some order.

The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The fetched byte is right-justified and zero-extended in r[rd].

If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.

If LDSTUB takes a trap, the contents of the memory address remain unchanged.

Programming note: If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.

Traps: data_access_exception

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		0011	01		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		0011	01		rs1		i=1		simm	13		

LDSTUBA

Atomic Load/Store Unsigned Byte LDSTUBA

in Alternate space

(Privileged Instruction)

Operation:	address space 🗲 asi
	$r[rd]$ \leftarrow zero extnd[$r[rs1] + r[rs2]$]
	$[r[rs1] + r[rs2]] \longleftarrow FFFFFFFFH$

Assembler Syntax:

ldstuba [*reg_{addr}*] asi, reg_{rd}

Description: The LDSTUBA instruction moves an unsigned byte from memory into the destination register, r[rd], and rewrites the same byte in memory to all ones, while preventing asynchronous trap interruptions. In a multiprocessor system, two or more processors executing atomic load/store instructions which address the same byte simultaneously are guaranteed to execute them in some serial order.

The effective memory address is a combination of the address space value given in the *asi* field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched byte is right-justified and zero-extended in r[rd].

If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.

If LDSTUBA takes a trap, the contents of the memory address remain unchanged.

Traps: illegal_instruction (if i=1) privileged_instruction (if S=0) data_access_exception

31 30	29	25	24 19	18	14	13	12	5	4 0
1 1	rd		011101		s1	i=0	asi		rs2

LDUB LDUB Load Unsigned Byte $r[rd] \leftarrow zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]$ **Operation:** Assembler Syntax: ldub [address], reg_{rd} **Description:** The LDUB instruction moves an unsigned byte from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The fetched byte is right-justified and zero-extended in r[rd]. If LDUB takes a trap, the contents of the destination register remain unchanged. If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem. Programming note: If rs1 is set to 0 and i is set to 1, any location in the lowest or highest 4 kbytes

of an address space can be accessed without setting up a register.

Traps: data_access_exception

31	30	29		25	24 19	9 18	14 13	12	54	0
1	1		rd		000001	rs1	i=0	ignore	d	rs2
31	30	29		25	24 19	9 18	14 13	12		0
1	1		rd		000001	rs1	i=1		simm13	

LDUBA

Load Unsigned Byte from Alternate space

LDUBA

(Privileged Instruction)

Operation:	address space - asi
	$r[rd] \leftarrow zero extnd[r[rs1] + r[rs2]]$
Assembler Syntax:	lduba [<i>reg_{addr}</i>] <i>asi</i> , <i>reg_{rd}</i>
Description:	The LDUBA instruction moves an unsigned byte from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched byte is right-justified and zero-extended in r[rd].
	If LDUBA takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) data_access_exception

31 30	29 25	24 19	18 14	13	12 5	4 0
1 1	rd	010001	rs1	i=0	asi	rs2

LDUH LDUH Load Unsigned Halfword **Operation:** $r[rd] \leftarrow zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]$ Assembler Syntax: Iduh [address], reg_{rd} **Description:** The LDUH instruction moves an unsigned halfword from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The fetched halfword is right-justified and zero-extended in r[rd]. If LDUH takes a trap, the contents of the destination register remain unchanged. If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem. *Programming note:* If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register. **Traps:** memory_address_not_aligned data_access_exception Format:

31	30	29		25	24 19	18	14	13	12	5 4	0
1	1		rd		000010	r	s1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14	13	12		0
1	1		rd		000010	r	s1	i=1	sim	m13	



LDUHA Load Unsigned Halfword from Alternate space LDUHA

(Privileged Instruction)

Operation:	address space ← asi r[rd] ← zero extnd[r[rs1] + r[rs2]]
Assembler Syntax:	lduha [<i>regaddr</i>] <i>asi, reg_{rd}</i>
Description:	The LDUHA instruction moves an unsigned halfword from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched halfword is right-justified and zero-extended in r[rd].
	If LDUHA takes a trap, the contents of the destination register remain unchanged.
	If the instruction following an integer load uses the load's r[rd] register as a source operand, hardware interlocks add one or more delay cycles depending upon the memory subsystem.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 2	25 24	19 1	18 14	13	12 5	4 0
1 1	rd	010	010	rs1	i=0	asi	rs2



MULS	Scc Multiply Step and modify icc MU	LScc										
Operation:	$\begin{array}{l} \text{op1} = (n \text{ XOR v}) \text{ CONCAT } r[rs1] < 31:1> \\ \text{if } (Y < 0> = 0) \text{ op2} = 0, \text{ else } \text{op2} = r[rs2] \text{ or sign extnd(simm13)} \\ r[rd] \longleftarrow \text{op1} + \text{op2} \\ Y \longleftarrow r[rs1] < 0> \text{ CONCAT } Y < 31:1> \\ n \longleftarrow r[rd] < 31> \\ z \longleftarrow \text{if } [r[rd]] = 0 \text{ then } 1, \text{ else } 0 \\ v \longleftarrow ((\text{op1} < 31> \text{ AND } \text{op2} < 31> \text{ AND } \text{not } r[rd] < 31>) \\ \text{ OR } (\text{not } \text{op1} < 31> \text{ AND } \text{not } \text{op2} < 31> \text{ AND } r[rd] < 31>)) \\ c \longleftarrow ((\text{op1} < 31> \text{ AND } \text{op2} < 31>) \\ \text{ OR } (\text{not } r[rd] \text{ AND } (\text{op1} < 31> \text{ OR } \text{op2} < 31>)) \end{array}$											
Assembler Syntax:	mulscc reg _{rs1} , reg_or_imm, reg _{rd}											
Description:	 if (Y<0> = 0) op2 = 0, else op2 = r[rs2] or sign extnd(simm13) r[rd] ← op1 + op2 Y ← r[rs1]<0> CONCAT Y<31:1> n ← r[rd]<31> z ← if [r[rd]]=0 then 1, else 0 v ← ((op1<31> AND op2<31> AND not op2<31> AND r[rd]<31>) OR (not op1<31> AND op2<31> AND r[rd]<31>)) c ← ((op1<31> AND op2<31>) OR (not r[rd] AND (op1<31> OR op2<31>)) mulscc <i>reg_{rs1}</i>, <i>reg_or_imm</i>, <i>reg_{rd}</i> The multiply step instruction can be used to generate the 64-bit product of two signed or unsigned words. MULScc works as follows: 1. The "incoming partial product" in r[rs1] is shifted right by one bit and the high-order bit is replaced by the sign of the previous partial product (n XOR v). This is operand1. 2. If the least significant bit of the multiplier in the Y register equals zero, then operand2 is set to zero. If the LSB of the Y register equal one, then operand2 becomes the multiplicand, which is either the contents of r[rs2] if the instruction <i>i</i> field is zero, or sign extnd(simm13) if the <i>i</i> field is one. Operand2 is then added to operand1 and stored in r[rd] (the outgoing partial product). 3. The multiplier in the Y register is then shifted right by one bit and its high-order bit is replaced by the least significant bit of the incoming partial product in r[rs1]. 4. The PSR's integer condition codes are updated according to the addition performed in step 2. none 											
Traps:	none											
Format:		2										
	31 30 29 25 24 19 18 14 13 12 5 4 1 0 rd 1 0 0 1 0 0 rs1 i=0 ignored rs											
	31 30 29 25 24 19 18 14 13 12	0										

simm13

i=1

rs1

1 0

rd

100100

OR

Inclusive-Or

OR

Operation: r[rd]	r[rs1] OR (r[rs2] or sign extnd(simm13))
-------------------------	--

Assembler

Syntax: or reg_{rs1} , reg_{or_imm} , reg_{rd}

Description: This r[rs2]

This instruction does a bitwise logical OR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd].

Traps: none

31 30	29	25	24 19	18	14	13	12	54	(
1 0	rd		000010		rs1	i=0	ignored		rs2

<u>31 30</u>	29	25	24 19	18	14 13	12	0
1 0	rd		000010	rs1	i=1	simm13	



ORcc	Inclusive-Or and modify icc ORcc
Operation:	$r[rd] \leftarrow r[rs1] \text{ OR } (r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow \text{ if } [r[rd]] = 0 \text{ then } 1, \text{ else } 0$ $v \leftarrow 0$ $c \leftarrow 0$
Assembler Syntax:	orcc reg_{rs1} , reg_or_imm , reg_{rd}
Description:	This instruction does a bitwise logical OR of the contents of register $r[rs1]$ with either the contents of $r[rs2]$ (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register $r[rd]$. ORcc also modifies all the integer condition codes in the manner described above.
Traps:	none
Format:	
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>

31	30	29		20	24 19	10		14	13	12	54		
1	0		rd		010010		rs1		i=0	ignored		rs2	
31	30	29		25	24 19	18		14	13	12			0
1	0		rd		010010		rs1		i=1	sin	nm13		

ORN	Inclusive-Or Not ORN										
Operation:	$r[rd] \leftarrow r[rs1] \text{ OR not(operand2), where operand2 = (r[rs2] \text{ or sign extnd(simm13))}$										
Assembler Syntax:	orn reg _{rs1} , reg_or_imm, reg _{rd}										
Description:	This instruction does a bitwise logical OR of the contents of register $r[rs1]$ with the one's complement of either the contents of $r[rs2]$ (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register $r[rd]$.										
Traps:	none										
Format:											
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>										
	1 0 rd 0 0 0 1 1 0 rs1 i=0 ignored rs2										
	<u>31 30 29 25 24 19 18 14 13 12 0</u>										

rs1

i=1

simm13

000110

rd

1 0

TEMIC Semiconductors

ORNc	С	Inclus	ive-Or Not a		ORNcc			
Operation:	$r[rd] \leftarrow r[rs1] OR =$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow if [r[rd]] = 0 the$ $v \leftarrow 0$ $c \leftarrow 0$	-	2), where operat	nd2 = (r[rs2] or sign	n extnd(simm1	3))		
Assembler Syntax:	orncc <i>reg_{rs1}, reg_o</i>	or_imm, reg _{re}	1					
Description:	This instruction doe of either the content in the instruction (if integer condition co	ts of r[rs2] (if f bit field i=1	bit field i=0) or). The result is	the 13-bit, sign-ext stored in register r	tended immedia	ate value contained		
Traps:	none							
Format:								
	31 30 29 25	24	19 18	14 13 12	54	0		

31	30	29		25	24	19	18		14	13	12	5	4		0
1	0		rd		01011	0		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	0		rd		01011	0		rs1		i=1		simm	13		

RDPSR

RDPSR Read Processor State Register (Privileged Instruction)

Assembler Syntax:	rd %psr, <i>reg_{rd}</i>
Description:	RDPSR copies the contents of the PSR into the register specified by the <i>rd</i> field.
Traps:	privileged-instruction (if S=0)

31 3	0 29	25	24 19	18 0
1 0)	rd	101001	ignored

RDTBR

Read Trap Base Register

RDTBR

(Privileged Instruction)

Operation:	r[rd] ← TBR
Assembler Syntax:	rd %tbr, <i>reg_{rd}</i>
Description:	RDTBR copies the contents of the TBR into the register specified by the <i>rd</i> field.
Traps:	privileged_instruction (if S=0)
Format:	
	<u>31 30 29 25 24 19 18 0</u>
	1 0 rd 1 0 1 0 1 1 ignored

RDWIM

Read Window Invalid Mask register

RDWIM

(Privileged Instruction)

Operation:	r[rd] ← WIM
Assembler Syntax:	rd %wim, <i>reg_{rd}</i>
Description:	RDWIM copies the contents of the WIM register into the register specified by the <i>rd</i> field.
Traps:	privileged_instruction (if S=0)
Format:	
	<u>31 30 29 25 24 19 18 0</u>
	1 0 rd 1 0 1 0 1 0 ignored

RDY				Read Y register	RDY
Operation:	r[rd]←	Y			
Assembler Syntax:	rd %y, <i>re</i>	eg _{rd}			
Description:	RDY cop	pies the con	ntents of the Y r	register into the register specified by the rd field.	
Traps:	none				
Format:					
	31 30 29	25	24 19	18	0
	10	rd	101000	ignored	

RESTORE

Restore caller's window

RESTORE

Operation:	$ncwp \leftarrow CWP + 1$ $result \leftarrow r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})$ $CWP \leftarrow ncwp$ $r[rd] \leftarrow result$ RESTORE does not affect condition codes
Assembler Syntax:	restore <i>reg_{rs1}</i> , <i>reg_or_imm</i> , <i>reg_{rd}</i>
Description:	RESTORE adds one to the Current Window Pointer (modulo the number of implemented windows) and compares this value against the Window Invalid Mask register. If the new window number corresponds to an invalidated window (WIM AND $2^{ncwp} = 1$), a window_underflow trap is generated. If the new window number is not invalid (i.e., its corresponding WIM bit is reset), then the contents of r[rs1] is added to either the contents of r[rs2] (field bit $i = 1$) or to the 13-bit, sign-extended immediate value contained in the instruction (field bit $i = 0$). Because the CWP has not been updated yet, r[rs1] and r[rs2] are read from the currently addressed window (the called window). The new CWP value is written into the PSR, causing the previous window (the caller's window) to become the active window. The result of the addition is now written into the r[rd] register of the restored window.
	Note that arithmetic operations involving the CWP are always done modulo the number of implemented windows (8 for the CY7C601).
Traps:	window_underflow
Formate	

<u>31</u>	30	29		25	24	19	18	14	13	12	5	4	0
1	0		rd		11110	1	l	rs1	i=0		ignored	rs	2
31	30	29		25	24	19	18	14	13	12			0
1	0		rd		11110	1		rs1	i=1		simm	13	

RETT

Return from Trap

RETT

(Privileged Instruction)

Operation:

ncwp \leftarrow CWP + 1 ET \leftarrow 1 PC \leftarrow nPC nPC \leftarrow r[rs1] + (r[rs2] or sign extnd(simm13)) CWP \leftarrow ncwp S \leftarrow pS

Assembler

Syntax: rett address

Description: RETT adds one to the Current Window Pointer (modulo the number of implemented windows) and compares this value against the Window Invalid Mask register. If the new window number corresponds to an invalidated window (WIM AND $2^{ncwp} = 1$), a window_underflow trap is generated. If the new window number is not invalid (i.e., its corresponding WIM bit is reset), then RETT causes a delayed control transfer to the address derived by adding the contents of r[rs1] to either the contents of r[rs2] (field bit i = 1) or to the 13-bit, sign-extended immediate value contained in the instruction (field bit i = 0).

Before the control transfer takes place, the new CWP value is written into the PSR, causing the previous window (the one in which the trap was taken) to become the active window. In addition, the PSR's ET bit is set to one (traps enabled) and the previous Supervisor bit (pS) is restored to the S field.

Although in theory RETT is a delayed control transfer instruction, in practice, RETT must always be immediately preceded by a JMPL instruction, creating a delayed control transfer couple (see Section NO TAG). This has the effect of annulling the delay instruction.

If traps were already enabled before encountering the RETT instruction, an illegal_instruction trap is generated. If traps are not enabled (ET=0) when the RETT is encountered, but (1) the processor is not in supervisor mode (S=0), or (2) the window underflow condition described above occurs, or (3) if either of the two low-order bits of the target address are nonzero, then a reset trap occurs. If a reset trap does occur, the *tt* field of the TBR encodes the trap condition: privileged_instruction, window_underflow, or memory_address_not_aligned.

Programming note: To re-execute the trapping instruction when returning from a trap handler, use the following sequence:

jmpl	%17, %0	! old PC
rett	%18	! old nPC

Note that the CY7C601 saves the PC in r[17] (local 1) and the nPC in r[18] (local 2) of the trap window upon entering a trap. To return to the instruction after the trapping instruction (e.g., when the trapping instruction is emulated), use the sequence:

jmpl	%18, %0	! old nPC
rett	%18 + 4	! old nPC + 4



RETT

Return from Trap

RETT

(Privileged Instruction)

Traps: illegal_instruction reset (privileged_instruction) reset (memory_address_not_aligned) reset (window_underflow)

31 30	29 25	24 19	18 14	13 1	2 5	4 0
1 0	ignored	111001	rs1	i=0	ignored	rs2

31 30	29 25	24 19	18 14	13	12 0
1 0	ignored	111001	rs1	i=1	simm13

TEMIC Semiconductors

SAVE

Save caller's window

SAVE

Operation:	ncwp ← CWP - 1
	result \leftarrow r[rs1] + (r[rs2] or sign extnd(simm13))
	CWP ← ncwp
	r[rd] ← result
	SAVE does not affect condition codes

Assembler

Syntax: save *reg_{rs1}*, *reg_or_imm*, *reg_{rd}*

Description: SAVE subtracts one from the Current Window Pointer (modulo the number of implemented windows) and compares this value against the Window Invalid Mask register. If the new window number corresponds to an invalidated window (WIM AND $2^{ncwp} = 1$), a window_overflow trap is generated. If the new window number is not invalid (i.e., its corresponding WIM bit is reset), then the contents of r[rs1] is added to either the contents of r[rs2] (field bit *i* = 1) or to the 13-bit, sign-extended immediate value contained in the instruction (field bit *i* = 0). Because the CWP has not been updated yet, r[rs1] and r[rs2] are read from the currently addressed window (the calling window).

The new CWP value is written into the PSR, causing the active window to become the previous window, and the called window to become the active window. The result of the addition is now written into the r[rd] register of the new window.

Note that arithmetic operations involving the CWP are always done modulo the number of implemented windows (8 for the CY7C601).

Traps: window_overflow

31	30	29		25	24	19	18		14	13	12	5	4		0
1	0		rd		111	100		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	0	20	rd	20		100	10	rs1		i=1	12	simm	13		Ĩ

SETHI

00

rd

100

Set High 22 bits of *r register*

SETHI

Operation:	r[rd] < 31:10 > - imm22
	r[rd] < 9:0 > - 0
Assembler Syntax:	sethi <i>const22, reg_{rd}</i> sethi %hi <i>value, reg_{rd}</i>
Description:	SETHI zeros the ten least significant bits of the contents of $r[rd]$ and replaces its high-order 22 bits with <i>imm22</i> . The condition codes are not affected.
	<i>Programming note:</i> SETHI 0, %0 is the preferred instruction to use as a NOP, because it will not increase execution time if it follows a load instruction.
Traps:	none
Format:	
	31 30 29 25 24 22 21 0

imm22

Shift Left Logical

SLL

Operation: $r[rd] \leftarrow r[rs1]$ SLL by (r[rs2] or shent)

Assembler Syntax:

SLL

sll reg_{rs1}, reg_or_imm, reg_{rd}

Description: SLL shifts the contents of r[rs1] left by the number of bits specified by the shift count, filling the vacated positions with zeros. The shifted results are written into r[rd]. No shift occurs if the shift count is zero.

If the i bit field equals zero, the shift count for SLL is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SLL is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called *shcnt*.

This instruction does *not* modify the condition codes.

Traps:

none

31	30	29		25	24	19	18		14	13	12		5	4	0
1	0		rd		10	0101		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12		5	4	0
1	0		rd		10	0101		rs1		i=1		ignored		shcnt	

SRA

Shift Right Arithmetic

SRA

Operation:	r[rd] ← r[rs1]	SRA	by (r[rs2] or shcnt)

Assembler Syntax:

sra reg_{rs1}, reg_or_imm, reg_{rd}

Description: SRA shifts the contents of r[rs1] right by the number of bits specified by the shift count, filling the vacated positions with the MSB of r[rs1]. The shifted results are written into r[rd]. No shift occurs if the shift count is zero.

If the i bit field equals zero, the shift count for SRA is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SRA is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called *shcnt*.

This instruction does *not* modify the condition codes.

Programming note: A "Shift Left Arithmetic by 1 (and calculate overflow)" can be implemented with an ADDcc instruction.

Traps:	none

3	1 (30	29		25	24 19	18	14	13	12	54		0
1		0		rd		100111		rs1	i=0	ignored		rs2	
3	1 :	30	29		25	24 19	9 18	14	13	12	54		
ľ		0	20	rd		100111		rs1	i=1	ignored		shcnt	Ť

SRL

Shift Right Logical

Shift Right Logics

Operation: $r[rd] \leftarrow r[rs1]$ SRL by (r[rs2] or shcnt)

Assembler Syntax:

SRL

srl reg_{rs1}, reg_or_imm, reg_{rd}

Description: SRL shifts the contents of r[rs1] right by the number of bits specified by the shift count, filling the vacated positions with zeros. The shifted results are written into r[rd]. No shift occurs if the shift count is zero.

If the i bit field equals zero, the shift count for SRL is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SRL is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called *shcnt*.

This instruction does *not* modify the condition codes.

Traps:

none

31	30	29		25	24 19	18	14 1	13 12		5 4	0
1	0		rd		100110	rs1	i=	=0	ignored	rs2	
31	30	29		25	24 19	18	14 1	13 12		54	0
1	0		rd		100110	rs1	i=	=1	ignored	shcnt	

ST	Store Word ST
Operation:	[r[rs1] + (r[rs2] or sign extnd(simm13))] r[rd]
Assembler Syntax:	st reg _{rd} , [address]
Description:	The ST instruction moves a word from the destination register, $r[rd]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If ST takes a trap, the contents of the memory address remain unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	memory_address_not_aligned data_access_exception
Format:	

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		00010	0		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		00010	0		rs1		i=1		simm	13		



STA

Store Word into Alternate space

STA

(Privileged Instruction)

Operation:	address space 🖛 asi
	$[r[rs1] + r[rs2]] \longleftarrow r[rd]$
Assembler Syntax:	sta reg _{rd} , [regaddr] asi
Description:	The STA instruction moves a word from the destination register, r[rd], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2].
	If STA takes a trap, the contents of the memory address remain unchanged.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 25	24 19	18 14	13	12 5	4 0
1 1	rd	010100	rs1	i=0	asi	rs2

STB	Store Byte STB
Operation:	[r[rs1] + (r[rs2] or sign extnd(simm13))] r[rd]
Assembler Syntax:	stb <i>reg_{rd}</i> , [<i>address</i>] synonyms: stub, stsb
Description:	The STB instruction moves the least significant byte from the destination register, $r[rd]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If STB takes a trap, the contents of the memory address remain unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	data_access_exception
Format:	
	31 30 29 25 24 19 18 14 13 12 5 4 0

31	30	29		25	24 19	18	14	13	12	5 4	0
1	1		rd		000101		rs1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14	13	12		0
1	1		rd		000101		rs1	i=1	simr	m13	



STBA

Store Byte into Alternate space

STBA

(Privileged Instruction)

Operation:	address space 🖛 asi
	$[r[rs1] + r[rs2]] \longleftarrow r[rd]$
Assembler Syntax:	stba <i>reg_{rd}</i> , [<i>regaddr</i>] <i>asi</i> synonyms: stuba, stsba
Description:	The STBA instruction moves the least significant byte from the destination register, $r[rd]$, into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of $r[rs1]$ and $r[rs2]$.
	If STBA takes a trap, the contents of the memory address remain unchanged.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) data_access_exception
Format:	

31 30	29 25	i 24 19	18 14	13 1	2 5	4 0
1 1	rd	010101	rs1	i=0	asi	rs2

STC	Store Coprocessor register STC
Operation:	[r[rs1] + (r[rs2] or sign extnd(simm13))] - c[rd]
Assembler Syntax:	st creg _{rd} , [address]
Description:	The STC instruction moves a word from a coprocessor register, $c[rd]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be gener- ated. If STC takes a trap, memory remains unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	cp_disabled cp_exception memory_address_not_aligned data_access_exception
Format:	
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>

31	30	29		25	24	19	18		14	13	12	Ę	54		0
1	1		rd		11	0100		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		11	0100		rs1		i=1		simn	า13		

STCSR STCSR Store Coprocessor State Register Operation: $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow CSR$ Assembler Syntax: st %csr, [address] **Description:** The STCSR instruction moves the contents of the Coprocessor State Register into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. If the PSR's EC bit is set to zero or if no coprocessor is present, a cp disabled trap will be generated. If STCSR takes a trap, the contents of the memory address remain unchanged. *Programming note:* If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register. **Traps:** cp_disabled cp_exception memory_address_not_aligned data_access_exception

31	30	29		25	24	19	18	14	13	12	5	4	0
1	1		rd		11	0101	rs		i=0		ignored	rs2	
31	30	29		25	24	19	18	14	13	12			0
1	1	-	rd			0101	rs		i=1		simm	13	

STD	Store Doubleword STD)
Operation:	$[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow r[rd]$	
	$[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + 4] \leftarrow r[rd + 1]$	
Assembler Syntax:	std reg _{rd} , [address]	
Description:	The STD instruction moves a doubleword from the destination register pair, $r[rd]$ and $r[rd+1]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4.	2 1 -
	If a data_access_exception trap takes place during the effective address memory access memory remains unchanged.	,
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.	;
Traps:	memory_address_not_aligned data_access_exception	

31	30	29		25	24 19	18	14 13	12	5	4	0
1	1		rd		000111	rs1	i=(b	ignored	rs2	
31	30	29		25	24 19	18	14 13	8 12			0
1	1		rd		000111	rs1	i=	1	simm	13	



STDA STDA Store Doubleword into Alternate space (Privileged Instruction) **Operation:** address space - asi $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow r[rd]$ $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + 4] \leftarrow r[rd + 1]$ Assembler Syntax: stda reg_{rd}, [regaddr] asi **Description:** The STDA instruction moves a doubleword from the destination register pair, r[rd] and r[rd+1], into memory. The effective memory address is a combination of the address space value given in the asi field and the address derived by summing the contents of r[rs1] and r[rs2]. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4.If a data access exception trap takes place during the effective address memory access, memory remains unchanged.

Traps: illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception

31 30	29 25	24 19	18 14	13	12 5	4 0
1 1	rd	010111	rs1	i=0	asi	rs2

STDC STDC Store Doubleword Coprocessor Operation: $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow c[rd]$ $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + 4] \leftarrow c[rd + 1]$ Assembler Syntax: std creg_{rd}, [address] **Description:** The STDC instruction moves a doubleword from the coprocessor register pair, c[rd] and c[rd+1], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's i bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. If the PSR's EC bit is set to zero or if no coprocessor is present, a cp disabled trap will be generated. If a data access exception trap takes place during the effective address memory access, memory remains unchanged. *Programming note:* If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register. **Traps:** cp_disabled cp_exception memory_address_not_aligned data_access_exception

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		11	0111		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		11	0111		rs1		i=1		simm	13		


STDCQ

Store Doubleword Coprocessor Queue

STDCQ

(Privileged Instruction)

Operation:	$[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow CQ.ADDR$ $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + 4] \leftarrow CQ.INSTR$
Assembler Syntax:	std %cq, [address]
Description:	The STDCQ instruction moves the front entry of the Coprocessor Queue into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The address portion of the queue entry is written into memory at the effective address and the instruction portion of the entry is written into memory at the effective address + 4. If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If a data_access_exception trap takes place during the effective address memory access, memory remains unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	cp_disabled cp_exception privileged_instruction (if S=0) memory_address_not_aligned data_access_exception

31	30	29		25	24	19	18		14	13	12	5	4		0
1	1		rd		11	0110		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		11	0110		rs1		i=1		simm	13		

STDF	Store Doubleword Floating-Point STDF
Operation:	$[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \longleftarrow f[rd]$ [r[rs1] + (r[rs2] or sign extnd(simm13)) + 4] \longleftarrow f[rd + 1]
Assembler Syntax:	std <i>freg_{rd}</i> , [address]
Description:	The STDF instruction moves a doubleword from the floating-point register pair, $f[rd]$ and $f[rd+1]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If a trap takes place, memory remains unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	fp_disabled fp_exception* memory_address_not_aligned data_access_exception
F (

Format:

31 30	29	:	25	24 19	18	14	13	12	54		0
1 1		rd		100111	rs1		i=0	ignored		rs2	
31 30	29	:	25	24 19	18	14	13	12			0
1 1		rd		100111	rs1		i=1	sin	nm13		



STDFQ STDFQ Store Doubleword Floating-Point Queue (Privileged Instruction) **Operation:** $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow FQ.ADDR$ $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + 4] \leftarrow FQ.INSTR$ Assembler Syntax: std %fq, [address] **Description:** The STDFQ instruction moves the front entry of the floating-point queue into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one. The address portion of the queue entry is written into memory at the effective address and the instruction portion of the entry is written into memory at the effective address +4. If the FPU is in exception mode, the queue is then advanced to the next entry, or it becomes empty (as indicated by the qne bit in the FSR).

If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If a trap takes place, memory remains unchanged.

Programming note: If *rs1* is set to 0 and *i* is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.

Traps: fp_disabled fp_exception* privileged_instruction (if S=0) memory_address_not_aligned data_access_exception

Format:

31	30	29		25	24 19	18	14 13	12	5 4 0
1	1		rd		100110	rs1	i=0	ignored	rs2
31	30	29		25	24 19	18	14 13	12	(
1	1		rd		100110	rs1	i=1	simr	n13

STF	Store Floating-Point register STF
Operation:	[r[rs1] + (r[rs2] or sign extnd(simm13))] - f[rd]
Assembler Syntax:	st freg _{rd} , [address]
Description:	The STF instruction moves a word from a floating-point register, $f[rd]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If STF takes a trap, memory remains unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	fp_disabled fp_exception* memory_address_not_aligned data_access_exception
Format:	
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>

31	30	29		25	24	19	18		14	13	12	Ę	54		0
1	1		rd		10010	0		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	1		rd		10010	0		rs1		i=1		simn	n13		

STFSR STFSR Store Floating-Point State Register Operation: $[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow FSR$ Assembler Syntax: st %fsr, [address] **Description:** The STFSR instruction moves the contents of the Floating-Point State Register into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if i equals one. This instruction will wait for all pending FPops to complete execution before it writes the FSR into memory. If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp disabled trap will be generated. If STFSR takes a trap, the contents of the memory address remain unchanged. Programming note: If rs1 is set to 0 and i is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register. **Traps:** fp disabled fp_exception* memory_address_not_aligned data_access_exception Format:

31	30	29		25	24 19	18	14 13	12 5	4 0
1	1		rd		100101	rs1	i=0	ignored	rs2
31	30	29		25	24 19	18	14 13	12	0
1	1		rd		100101	rs1	i=1	simm	13

STH	Store Halfword STH
Operation:	[r[rs1] + (r[rs2] or sign extnd(simm13))] r[rd]
Assembler Syntax:	sth <i>reg_{rd}</i> , [<i>address</i>] synonyms: stuh, stsh
Description:	The STH instruction moves the least significant halfword from the destination register, $r[rd]$, into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.
	If STH takes a trap, the contents of the memory address remain unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.
Traps:	memory_address_not_aligned data_access_exception
Format:	

31	30	29		25	24 1	9 18		14	13	12	5	4		0
1	0		rd		000110		rs1		i=0		ignored		rs2	
31	30	29		25	24 1	9 18		14	13	12				0
1	0		rd		000110		rs1		i=1		simm	13		



STHA

Store Halfword into Alternate space

STHA

(Privileged Instruction)

Operation:	address space 🖛 asi
	$[r[rs1] + (r[rs2] \text{ or sign extnd(simm13)})] \leftarrow r[rd]$
Amanaklan	
Assembler	othe use [addusse]
Syntax:	stha reg _{rd} , [address]
	synonyms: stuha, stsha
Description:	The STHA instruction moves the least significant halfword from the destination register, r[rd], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2].
	If STHA takes a trap, the contents of the memory address remain unchanged.
Traps:	illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception
Format:	

31 30	29 2	5 24 19	18	14 13	12 5	4 0
11	rd	010110	rs1	i=0	asi	rs2

SUB

Subtract

SUB

Operation: $r[rd] \leftarrow r[rs1] - (r[rs2] \text{ or sign extnd(simm13)})$

Assembler

Syntax: sub reg_{rs1} , reg_{or_imm} , reg_{rd}

none

Description: The SUB instruction subtracts either the contents of the register named in the rs2 field, r[rs2], if the instruction's *i* bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if *i* equals one, from register r[rs1]. The result is placed in the register specified in the rd field.

Traps:

31	30	29		25	24	19	18		14	13	12	5	4		0
1	0		rd		0001	00		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	0		rd	0	0001			rs1		i=1	.2	simm	13		Ť



SUBcc	Subtract and modify icc	SUBcc
Operation:	r[rd] ← r[rs1] - operand2, where operand2 = (r[rs2] or sign extnd(simm13)) n ← r[rd]<31> z ← if r[rd] =0 then 1, else 0 v ← (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND operand2<31> AND r[rd]<31>) c ← (not r[rs1]<31> AND operand2<31>) OR (r[rd]<31> AND (not r[rs1]<31> OR operand2<31>))	
Assembler Syntax:	subcc regrs1, reg_or_imm, regrd	
Description:	The SUBcc instruction subtracts either the contents of register $r[rs2]$ (if the instruction or the 13-bit, sign-extended immediate operand contained in the instruction from register $r[rs1]$. The result is placed in register $r[rd]$. In addition, SUBcc mode condition codes in the manner described above. <i>Programming note:</i> A SUBcc instruction with $rd = 0$ can be used for signed a ger comparison.	on (if i equals one) diffes all the integer
Traps:	none	
Format:		
	31 30 29 25 24 19 18 14 13 12 5 4 1 0 rd 0 1 0 10 0 rs1 i=0 ignored	rs2
	31 30 29 25 24 19 18 14 13 12 1 0 rd 0 1 0 1 0 rs1 i=1 simm13	0 3

SUBX

Subtract with Carry

SUBX

Operation: $r[rd] \leftarrow r[rs1] - (r[rs2] \text{ or sign extnd(simm13)}) - c$

Assembler

Syntax: subx *reg_{rs1}*, *reg_or_imm*, *reg_{rd}*

none

Description: SUBX subtracts either the contents of register r[rs2] (if the instruction's *i* bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if *i* equals one) from register r[rs1]. It then subtracts the PSR's carry bit (*c*) from that result. The final result is placed in the register specified in the *rd* field.

Traps:

31	30	29		25	24	19 18		14 13	12	5 4	0
1	0		rd		00110	0	rs1	i=0	ignored	rs2	
31	30	29		25	24	19 18		14 13	12		0
1	0	-	rd	-	00110		rs1	i=1	simr	n13	



SUBX	CC Subtract with Carry and modify icc SUBXcc						
Operation:	<pre>ion: r[rd] ← r[rs1] - operand2 - c, where operand2 = (r[rs2] or sign extnd(simm13)) n ← r[rd]<31> z ← if r[rd] =0 then 1, else 0 v ← (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND operand2<31> AND r[rd]<31>) c ← (not r[rs1]<31> AND operand2<31>) OR (r[rd]<31> AND operand2<31>)</pre>						
Assembler Syntax:	subxcc reg_{rs1} , reg_{or}_{imm} , reg_{rd}						
Description:	SUBXcc subtracts either the contents of register $r[rs2]$ (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register $r[rs1]$. It then subtracts the PSR's carry bit (<i>c</i>) from that result. The final result is placed in the register specified in the <i>rd</i> field. In addition, SUBXcc modifies all the integer condition codes in the manner described above.						
Traps:	none						
Format:							
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>						
	1 0 rd 011100 rs1 i=0 ignored rs2						
	<u>31 30 29 25 24 19 18 14 13 12 0</u>						
	1 0 rd 011100 rs1 i=1 simm13						

SWAP	Swap r register with memory SWAP
Operation:	word \leftarrow [r[rs1] + (r[rs2] or sign extnd(simm13))] temp \leftarrow r[rd] r[rd] \leftarrow word r[rs1] + (r[rs2] or sign extnd(simm13)) \leftarrow temp
Assembler Syntax:	swap [source], reg _{rd}
Description:	SWAP atomically exchanges the contents of r[rd] with the contents of a memory location, i.e., with- out allowing asynchronous trap interruptions. In a multiprocessor system, two or more processors executing SWAP instructions simultaneously are guaranteed to execute them serially, in some order.
	The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate oper- and contained in the instruction if <i>i</i> equals one.
	If SWAP takes a trap, the contents of the memory address and the destination register remain unchanged.
	<i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.
Traps:	memory_address_not_aligned data_access_exception

31	30	29		25	24 19	18	14 13 12	5	4	0
1	1		rd		001111	rs1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14 13 12			0
1	1		rd		001111	rs1	i=1	simm	13	



SWAPA SWAPA Swap r register with memory in Alternate space (Privileged Instruction) **Operation:** address space - asi word \leftarrow [r[rs1] + r[rs2]] temp \leftarrow r[rd] r[rd] ← word $[r[rs1] + r[rs2]] \leftarrow temp$ Assembler Syntax: swapa [regsource] asi, reg_{rd} **Description:** SWAPA atomically exchanges the contents of r[rd] with the contents of a memory location, i.e., without allowing asynchronous trap interruptions. In a multiprocessor system, two or more processors executing SWAPA instructions simultaneously are guaranteed to execute them serially, in some order. The effective memory address is a combination of the address space value given in the asi field and the address derived by summing the contents of r[rs1] and r[rs2]. If SWAPA takes a trap, the contents of the memory address and the destination register remain unchanged. **Traps:** illegal_instruction (if i=1) privileged_instruction (if S=0) memory_address_not_aligned data_access_exception Format:

31 30	29 25	24 19	18 14	13	12 5	4 0
1 1	rd	011111	rs1	i=0	asi	rs2

TADE	Tagged Add and modify icc TADDcc
Operation:	$r[rd] \leftarrow r[rs1] + operand2, where operand2 = (r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow \text{ if } r[rd] = 0 \text{ then } 1, \text{ else } 0$ $v \leftarrow (r[rs1] < 31 > \text{ AND operand2} < 31 > \text{ AND not } r[rd] < 31 >)$ $OR (not r[rs1] < 31 > \text{ AND not operand2} < 31 > \text{ AND } r[rd] < 31 >)$ $OR (r[rs1] < 1:0 > \neq 0 \text{ OR operand2} < 1:0 > \neq 0)$ $c \leftarrow (r[rs1] < 31 > \text{ AND operand2} < 31 >$ $OR (not r[rd] < 31 > \text{ AND operand2} < 31 > \text{ OR operand2} < 31 > \text{ OR operand2} < 31 > \text{ OR operand2} < 31 > \text{ operand2} < $
Assembler Syntax:	taddcc reg _{rs1} , reg_or_imm, reg _{rd}
Description:	TADDcc adds the contents of $r[rs1]$ to either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. The result is placed in the register specified in the <i>rd</i> field. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. TADDcc modifies all the integer condition codes in the manner described above.
Traps:	none
Format:	
	31 30 29 25 24 19 18 14 13 12 5 4 0 1 0 rd 1 0 0 0 rs1 i=0 ignored rs2 31 30 29 25 24 19 18 14 13 12 0
	1 0 rd 100000 rs1 i=1 simm13



$TADDccTV \quad {\tt Tagged} \ {\tt Add} \ ({\tt modify \ icc}) \ {\tt Trap \ on \ Overflow} \ TADDccTV$

Operation:	result \leftarrow r[rs1] + operand2, where operand 2 = (r[rs2] or sign extnd(simm13)) tv \leftarrow (r[rs1]<31> AND operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND not operand2<31> AND r[rd]<31>) OR (r[rs1]<1:0> \neq 0 OR operand2<1:0> \neq 0) if tv = 1, then tag overflow trap; else n \leftarrow r[rd]<31> z \leftarrow if r[rd]=0 then 1, else 0 v \leftarrow tv c \leftarrow (r[rs1]<31> AND operand2<31> OR (not r[rd]<31> AND (r[rs1]<31> OR operand2<31>)) r[rd] \leftarrow result
Assembler Syntax:	taddcctv reg _{rs1} , reg_or_imm, reg _{rd}
Description:	TADDccTV adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. If TADDccTV detects an overflow condition, a tag_overflow trap is generated and the destination register and condition codes remain unchanged. If no overflow is detected, TADDccTV places the result in the register specified in the <i>rd</i> field and modifies all the integer condition codes in the manner described above (the overflow bit is, of course, set to zero).
Traps:	tag_overflow
Format:	31 30 29 25 24 19 18 14 13 12 5 4 0
	1.0 rd $1.0.0.1.0$ rc1 $i=0$ ignored rc2

	1	0		rd		100010		rs1	i=0	ignored	rs2	
	31	30	29		25	24 19	18	14	12	12	ſ	- N
ſ	1	0	29	rd	25	100010	10	14 rs1	i=1	simm	13	ĺ

Ticc			Trap on integer condition codes	Ticc
Operation:		- [r[rs1] + (r · nPC	rap_instruction; [rs2] or sign extnd(simm13))]<6:0>	
Assembler				
Syntax:	ta{,a} tn{,a} tne{,a} te{,a} tg{,a} tle{,a} tge{,a} tl{,a} tgu{,a} tgu{,a} tleu{,a}	label label label label label label label label label	synonym: tnz synonym: tz	
	tcc{,a} tcs{,a} tpos{,a} tneg{,a} tvc{,a}	label label label label label	synonym: tgeu synonym: tlu	

Description: A Ticc instruction evaluates specific integer condition code combinations (from the PSR's *icc* field) based on the trap type as specified by the value in the instruction's *cond* field. If the specified combination of condition codes evaluates as true, and there are no higher-priority traps pending, then a trap_instruction trap is generated. If the condition codes evaluate as false, the trap is not generated. If a trap_instruction trap is generated, the *tt* field of the Trap Base Register (TBR) is written with 128 plus the least significant seven bits of r[rs1] plus either r[rs2] (bit field *i* =0) or the 13-bit sign-extended immediate value contained in the instruction (bit field *i* =1). See Section

Traps: trap_instruction

tvs{,a}

label

NO TAG for the complete definition of a trap.

Ticc

Trap on integer condition codes

Ticc

Mnemonic	Cond.	Operation	icc Test
TN	0000	Trap Never	No test
TE	0001	Trap on Equal	Z
TLE	0010	Trap on Less or Equal	z OR (n XOR v)
TL	0011	Trap on Less	n XOR v
TLEU	0100	Trap on Less or Equal, Unsigned	c OR z
TCS	0101	Trap on Carry Set (Less then, Unsigned)	с
TNEG	0110	Trap on Negative	n
TVS	0111	Trap on oVerflow Set	v
TA	1000	Trap Always	No test
TNE	1001	Trap on Not Equal	not z
TG	1010	Trap on Greater	not(z OR (n XOR v))
TGE	1011	Trap on Greater or Equal	not(n XOR v)
TGU	1100	Trap on Greater, Unsigned	not(c OR z)
TCC	1101	Trap on Carry Clear (Greater than or Equal, Unsigned)	not c
TPOS	1110	Trap on Positive	not n
TVC	1111	Trap on oVerflow Clear	not v

Format:

31	30	29	28 25	24	19	18	14 13	12	54		0
1	0	ign.	cond.	11	1010	rs1	i=0	ignored		rs2	
31	30	29	28 25	24	19	18	14 13	12			0
1	0	ign.	cond.	11	1010	rs1	i=1	s	imm13		

ign. = ignored cond. = condition

TSUB	CC Tagged Subtract and modify icc TSUBcc
Operation:	$\begin{aligned} r[rd] &\leftarrow r[rs1] - \text{ operand2}, \text{ where operand2} = (r[rs2] \text{ or sign extnd(simm13)}) \\ n &\leftarrow r[rd] < 31 > \\ z &\leftarrow \text{ if } r[rd] = 0 \text{ then } 1, \text{ else } 0 \\ v &\leftarrow (r[rs1] < 31 > \text{ AND not operand2} < 31 > \text{ AND not } r[rd] < 31 >) \text{ OR } (\text{not } r[rs1] < 31 > \\ & \text{ AND operand2} < 31 > \text{ AND } r[rd] < 31 >) \text{ OR } (r[rs1] < 1:0 > \neq 0 \text{ OR operand2} < 1:0 > \neq 0) \\ c &\leftarrow (\text{not } r[rs1] < 31 > \text{ AND operand2} < 31 > \\ & \text{ OR } (r[rd] < 31 > \text{ AND } (\text{not } r[rs1] < 31 > \text{ OR operand2} < 31 >)) \end{aligned}$
Assembler Syntax:	tsubcc reg _{rs1} , reg_or_imm, reg _{rd}
Description:	TSUBcc subtracts either the contents of register $r[rs2]$ (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register $r[rs1]$. The result is placed in the register specified in the <i>rd</i> field. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. TSUBcc modifies all the integer condition codes in the manner described above.
Traps:	none
Format:	
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>
	1 0 rd 1 0 0 1 rs1 i=0 ignored rs2

31 3	0 29	25	24 19	18 14	13	3 12 (
1 (D	rd	100001	rs1	i=1	1 simm13

TSUBccTV TSUBccTV Tagged Subtract (modify icc) Trap on Overflow Operation: result \leftarrow r[rs1] - operand2, where operand2 = (r[rs2] or sign extnd(simm13)) tv - (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND operand2<31> AND r[rd]<31>) OR (r[rs1]<1:0> \neq 0 OR operand2<1:0> \neq 0) if tv = 1, then tag overflow trap; else n - r[rd]<31> $z \leftarrow if r[rd]=0$ then 1, else 0 v **←** tv $c \leftarrow (not(r[rs1] < 31>) AND operand2 < 31> OR$ (r[rd]<31> AND (not(r[rs1]<31>) OR operand2<31>)) r[rd] ← result Assembler Syntax: tsubcctv reg_{rs1}, reg_or_imm, reg_{rd} **Description:** TSUBccTV subtracts either the contents of register r[rs2] (if the instruction's i bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if i equals one) from register r[rs1]. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. If TSUBccTV detects an overflow condition, a tag overflow trap is generated and the destination register and condition codes remain unchanged. If no overflow is detected, TSUBccTV places the result in the register specified in the rd field and modifies all the integer condition codes in the manner described above (the overflow bit is, of course, set to zero). **Traps:** tag_overflow

3	1 :	30	29		25	24 19	18	14	13	12	5 4	0
1		0		rd		100011		rs1	i=0	ignored	rs2	
3	1 :	30	29		25	24 19	18	14	13	12		0
1		0		rd		100011		rs1	i=1	sim	ım13	



UNIMP

Unimplemented instruction

UNIMP

Operation: illegal instruction trap

Assembler

Syntax: unimp const22

Description: Executing the UNIMP instruction causes an immediate illegal_instruction trap. The value in the const22 field is ignored.

Programming note: UNIMP can be used as part of the protocol for calling a function that is expected to return an aggregate value, such as a C-language structure.

- 1. An UNIMP instruction is placed after (not in) the delay slot after the CALL instruction in the calling function.
- 2. If the called function is expecting to return a structure, it will find the size of the structure that the caller expects to be returned as the const22 operand of the UNIMP instruction. The called function can check the opcode to make sure it is indeed UNIMP.
- 3. If the function is not going to return a structure, upon returning, it attempts to execute UNIMP rather than skipping over it as it should. This causes the program to terminate. The behavior adds some run-time checking to an interface that cannot be checked properly at compile time.

Traps: illegal_instruction

31 30	29 25	24 22	21 0
0 0	ignored	000	const2
			2

WRPSR WRPSR Write Processor State Register (Privileged Instruction) **Operation:** $PSR \leftarrow r[rs1] XOR (r[rs2] \text{ or sign extnd(simm13)})$ Assembler Syntax: wr reg_{rs1}, reg_or_imm, %psr **Description:** WRPSR does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit sign-extended immediate value contained in the instruction (if bit field i=1). The result is written into the writable subfields of the PSR. However, if the result's CWP field would point to an unimplemented window, an illegal instruction trap is generated and the PSR remains unchanged. WRPSR is a delayed-write instruction: 1. If any of the three instructions following a WRPSR uses any PSR field that WRPSR modified, the value of that field is unpredictable. Note that any instruction which references a non-global register makes use of the CWP, so following WRPSR with three NOPs would be the safest course. 2. If a WRPSR instruction is updating the PSR's Processor Interrupt Level (PIL) to a new value and is simultaneously setting Enable Traps (ET) to one, this could result in an interrupt trap at a level equal to the old PIL value. 3. If any of the three instructions after a WRPSR instruction reads the modified PSR, the value read is unpredictable. 4. If any of the three instructions after a WRPSR is trapped, a subsequent RDPSR in the trap handler will get the register's new value. Programming note: Two WRPSR instructions should be used when enabling traps and changing the PIL value. The first WRPSR should specify ET=0 with the new PIL value, and the second should specify ET=1 with the new PIL value. **Traps:** illegal_instruction privileged_instruction (if S=0) Format: 31 30 13 29 25 24 19 18 14 12 ignored 110001 rs2 0 rs1 i=0 ignored 1

31 30	29 25	24 19	18	14 13	12 0
1 0	ignored	110001	rs1	i=1	simm13

WRTI	BR Write Trap Base Register	WRTBR		
	(Privileged Instruction)			
Operation:	TBR \leftarrow r[rs1] XOR (r[rs2] or sign extnd(simm13))			
Assembler Syntax:	wr <i>reg_{rs1}, reg_or_imm</i> , %tbr			
Description:	WRTBR does a bitwise logical XOR of the contents of register $r[rs1]$ with ei (if bit field i=0) or the 13-bit sign-extended immediate value contained in t i=1). The result is written into the Trap Base Address field of the TBR.			
	WRTBR is a delayed-write instruction:1. If any of the three instructions following a WRTBR causes a trap, the the old or the new value.	he TBA used may be ei-		
	2. If any of the three instructions after a WRTBR is trapped, a subseque handler will get the register's new TBA value.	ent RDTBR in the trap		

Traps: privileged_instruction (if S=0)

31 30	29	25	24 19	18	14	13	12	54	0
1 0	ignored	b	110011	rs	1	i=0	ignored		rs2

31 30	29 25	24 19	18 14	13	12 0
1 0	ignored	110011	rs1	i=1	simm13

WRWIM

Write Window Invalid Mask register

WRWIM

(Privileged Instruction)

Assembler	
Syntax:	

wr reg_{rs1}, reg_or_imm, %wim

Description: WRWIM does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is written into the writable bits of the WIM register.

WRWIM is a delayed-write instruction:

- 1. If any of the three instructions following a WRWIM is a SAVE, RESTORE, or RETT, the occurrence of window_overflow and window_underflow is unpredictable.
- 2. If any of the three instructions after a WRWIM instruction reads the modified WIM, the value read is unpredictable.
- 3. If any of the three instructions after a WRWIM is trapped, a subsequent RDWIM in the trap handler will get the register's new value.

Traps: privileged_instruction (if S=0)

31	30	29 25	24 19	18	14 13 1	12 5	4 0
1	0	ignored	110010	rs1	i=0	ignored	rs2
31	30	29 25	24 19	18	14 13 1	12	0
1	0	ignored	110010	rs1	i=1	simm	13

WRY	Write Y register WRY									
Operation:	$Y \leftarrow r[rs1] XOR (r[rs2] \text{ or sign extnd(simm13)})$									
Assembler Syntax:	wr reg _{rs1} , reg_or_imm, %y									
Description:	WRY does a bitwise logical XOR of the contents of register $r[rs1]$ with either the contents of $r[rs2]$ (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is written into the Y register.									
	WRY is a delayed-write instruction:									
	1. If any of the three instructions following a WRY is a MULScc or a RDY, the value of Y used is unpredictable.									
	2. If any of the three instructions after a WRY instruction reads the modified Y register, the value read is unpredictable.									
	3. If any of the three instructions after a WRY is trapped, a subsequent RDY in the trap han- dler will get the register's new value.									
Traps:	none									
Format:										
	<u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>									
	1 0 ignored 1 1 0 0 0 0 rs1 i=0 ignored rs2									
	31 30 29 25 24 19 18 14 13 12 0 1 0 ignored 1 1 0 0 rs1 i=1 simm13 0									

XNOR

Exclusive-Nor

XNOR

Operation:	r[rd] 🖛 r[rs1]	XOR not(r[rs2] or sign extnd(simm13))
Operation:	r[ru] 🖛 r[rs1]	AOR hot(r[rs2] or sign extitu(similars))

Assembler

Syntax: xnor reg_{rs1} , reg_or_imm , reg_{rd}

Description: This instruction does a bitwise logical XOR of the contents of register r[rs1] with the one's complement of either the contents of r[rs2] (if bit field i=0) or the 13-bit sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd].

Traps: none

1 0 rd 0 0 0 1 1 1 rs1 i=0 ignored rs2	31	30	29	25	24 19	18	14 13	12	5	4	0
	1	0	r	ď	000111	rs1	i=0		ignored	rs2	

3	31	30	29		25	24 19) 18		14	13	12	0
	1	0		rd		000111		rs1	i	i=1	simm13	

XNOF	Rcc	Exclusive-Nor and modify icc	XNORcc
Operation:	$r[rd] \leftarrow r[rs1] \text{ XOR } r$ $n \leftarrow r[rd] < 31 >$ $z \leftarrow \text{ if } r[rd] = 0 \text{ then } 1$ $v \leftarrow 0$ $c \leftarrow 0$	not(r[rs2] or sign extnd(simm13)) 1, else 0	
Assembler Syntax:	xnorcc reg _{rs1} , reg_or_	imm, reg _{rd}	
Description:	ment of either the contained in the instruct	bitwise logical XOR of the contents of register tents of r[rs2] (if bit field i=0) or the 13-bit, sig tion (if bit field i=1). The result is stored in regist lition codes in the manner described above.	n-extended immediate value
Traps:	none		
Format:			

31	30	29		25	24	19	18		14	13	12	5	4		0
1	0		rd		0101	11		rs1		i=0		ignored		rs2	
31	30	29		25	24	19	18		14	13	12				0
1	0		rd		0101	11		rs1		i=1		simm	13		

0

1

rd

rs2

XOR **XOR Exclusive-Or Operation:** $r[rd] \leftarrow r[rs1] XOR (r[rs2] \text{ or sign extnd(simm13)})$ Assembler Syntax: xor reg_{rs1}, reg_or_imm, reg_{rd} **Description:** This instruction does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. **Traps:** none Format: 31 30 29 25 24 19 18 14 13 12 0 54

000011

31 30	29	25	24 19	18	14 13	12	0
1 0	rd		000011	rs1	i=1	simm13	

i=0

rs1

ignored

XORcc XORcc Exclusive-Or and modify icc Operation: $r[rd] \leftarrow r[rs1] XOR (r[rs2] \text{ or sign extnd(simm13)})$ n ← r[rd]<31> $z \leftarrow if r[rd] = 0$ then 1, else 0 v 🖛 0 c ← 0 Assembler Syntax: xorcc reg_{rs1}, reg_or_imm, reg_{rd} **Description:** This instruction does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. XORcc also modifies all the integer condition codes in the manner described above. **Traps:** none Format:

31	30	29		25	24 19	18	14 13	12 5	4	0
1	0		rd		010011	rs1	i=0	ignored	rs2	
31	30	29		25	24 19	18	14 13	12		0
1	0		rd		010011	rs1	i=1	simm	13	