

Sequential Systems

- A **combinational system** is a system whose **outputs** depends only upon its **current inputs**.
- A **sequential system** is a system whose **outputs** depends on the **current inputs** and the system's **current state**.
- All systems we have looked at to date have been **combinational** systems.

BR 8/99

1


Flip-Flops/ Latches

- Latches and Flip-Flops are devices that can have two internal states (0,1)
- The output of a latch or a Flip-Flop (FF) is dependent upon its **CURRENT STATE** and **CURRENT INPUTS**.
- Latches and FFs are the simplest examples of sequential systems.

BR 8/99


2


Set/ Reset Nor Latch (SR Nor Latch)




BR 8/99


3







What happens when S,R return to 0?




Oscillation occurs if S,R return to 0 simultaneously! At some point the system will settle into a stable condition. The bottom line is that S=R=1 is an illegal input condition (or design the SR latch such that one input is DOMINANT).

BR 8/99

7

SR Latch, R dominant



S	R	P _s	N _s
0	0	Q	Q
0	1	X	0
1	0	X	1
1	1	X	0

When S=R=1, then acts as a RESET (R is dominant)

BR 8/99

8


Set/ Reset Nand Latch (SR Nand Latch)

S	R	P _s	N _s
H	H	Q	Q
H	L	X	L
L	H	X	H
L	L	X	-


Present State

Next State

S	R	P _s	N _s
0	0	Q	Q
0	1	X	0
1	0	X	1
1	1	X	-




Implementation





Symbol inputs low true, outputs high true

BR 8/99

9







Terminology

- A *bistable memory device* is the generic term for the elements we are studying
- Can use the term **latch** or **flip-flop** to refer to these devices
 - latch: bistable memory device with level sensitive triggering (no clock)
 - flip-flop: bistable memory device with edge-triggering (with clock)
- **Warning: Your author (Roth) uses the terminology Flip-Flop and Clocked Flip-Flop instead of latch and Flip-Flop**
 - latch, flip-flop more standard

BR 8/99

13


D-Latch (Data Latch)

G	D	Ps	Ns	Q
0	X	X	X	Q
1	0	X	0	0
1	1	X	1	1
1→0	D	1	D	D

When G=0, retain old value

When G=1, Q follows D (transparent mode)

When G=1→0 (falling edge), latch D value




D is the Data input
G is the Gate input

BR 8/99


14

D-Latch Operation



BR 8/99

15




Data Flip-Flop (DFF, falling edge triggered)

C	D	Ps	Ns
0	X	Q	Q
1	X	Q	Q
1→0	D	X	D


Only time DFF changes state is on a **CLOCK EDGE**. This DFF is falling edge triggered. Changes state to whatever the D value is.

C is the clock input. D input is only sampled at a clock edge.

BR 8/99 17




DFF Implementation (falling edge triggered)



BR 8/99

19


DFF Internal Operation



BR 8/99


20


DFF Implementation (rising edge triggered)




BR 8/99


21







JKFF Implementation



This is a rising edge triggered JK FF. Just substitute a falling edge triggered DFF to make a falling edge triggered JKFF.

We will derive this implementation at a later date.

BR 8/99

25


Toggle Flip-Flop (rising edge triggered)

C	T	Ps	Ns
0	X	Q	Q
1	X	Q	Q
0→1	0	Q	Q
0→1	1	Q	Q'

Retain State

Synchronous Toggle

TFF




C is the clock input. T input only sampled at a clock edge.

BR 8/99

26


TFF Operation



BR 8/99

27

TFF Implementation



We will derive this implementation at a later date.

BR 8/99

28

What do you have to know?

- Definition of a sequential system
- SR Nand latch, SR Nor latch, D latch, DFF, JKFF, TFF
 - Operation all of the above
- Implementation of SR Nand, SR Nor, D latch, DFF
- Switch Debouncing
- Clock waveform characteristics

BR 8/99

29
