















			Cou	inter Op		n	
				Counter	A		
Aclr	Clk		En	LD	Q	Q+	Op
Н]	Х	Х	Х	X	0	Async Clr
L		Ŷ	Х	Н	X	Din	Load
L		Ŷ	Н	L	Q	Q+1	Increment
L	2	Х	L	L	Q	Q	Hold
				BR 8/99			9





			(Counte	r B		
Aclr	Clk	En	LD	Q	Q+	Op	
Н	Х	Х	Х	X	0	Async Clr	
L	↑	L	Н	X	Din	Load	
L	\uparrow	Н	L	Q	Q+1	Increment	
L	X	L	L	Q	Q	Hold	
L	1	Н	Н	Q	_Din+1	Load Inc	
EN=H	, LD=	H wi	Il load	d an in	cremente	d version of Di	n



- Not very useful for normal operation since any glitch on ACLR will clear the counter
- Would like a Synchronous Clear input (SCLR) in which the clear operation takes place on the next active clock edge.

BR 8/99

13



		SCL	with S	ter A	Coun	(
	0	Q+	Q	LD	En	Clk	Sclr	Aclr
Async Clr	0		Х	Х	Х	Х	Х	Н
Sync Clr	0		Х	Х	Х	Ŷ	Н	L
Load	Din		Х	Н	Х	\uparrow	L	L
Increment	Q+1		Q	L	Н	\uparrow	L	L
Hold	Q		Q	L	L	Х	L	L



























Comments on Shift operation

- Took 8 clock cycles to serially send the 8 bits in CPU A to CPU B.
- Shift Register at CPU A ended up at \$00; Shift Register at CPU B ended up with CPU A value (\$85)
- Initial contents of CPU B shift register does not matter
- Data shifted out LSB to MSB from CPUA to CPUB. Note that data enters the MSB at CPUB and progresses toward the LSB.

BR 8/99

29