Multi-Valued Logic

- VHDL allows users to extend the language by defining their own data types
- Early on, users recognized that the BIT data type was insufficient for digital simulation
 - BIT can only have values of '1' or '0'
 - Digital systems require other conditions such as 'Z' (tri-state), 'X' (unknown), weak/strong drivers, etc.
- Companies began writing VHDL models that used proprietary data types that added support for these logic values
 - Each company defined their own data types
 - Models were not interoperable because they used these custom data types

BR

1

6/5/01





- std_logic is known as a resolved data type in VHDL
- A *resolved* data type allows more than one driver for a signal
- Necessary for modeling things like tri-state drivers, pullup/pulldown networks.







Driver Resolution: Example #1		
signal tb : std_logic;		
begin		
'tb' has multiple drivers		
tb <= transport '1' after 3 ns; DRVO		
pl:process begin tb <= transport `L' after 5 ns; DRV1 wait; end process p1;		
tb <= transport `X' after 10 ns; $DRV\ 2$ end;		
What does the waveform of signal <i>tb</i> look like?		
6/5/01 BR		













Driver Resolution: Example #3

signal td : std_logic := `Z'; begin
emulate a pullup resistor using 'H' drive
td <= `H'; DRV0 DRV1
<pre>td <= transport `0' after 2 ns, `Z' after 4 ns; DRV2</pre>
<pre>td <= transport `0' after 5 ns, `Z' after 7 ns; DRV3</pre>
<pre>td <= transport `0' after 6 ns, `Z' after 10 ns end;</pre>

What does the waveform of signal td look like?

6/5/01

BR

10







Details on 1164

- Look at the *std_logic_1164.vhd* file attached to the class WWW page
- *std_ulogic* is the base type defined in the 1164 standard This is an unresolved type
 - signals of type std_ulogic cannot have multiple drivers
- std_logic is the resolved subtype of std_ulogic
 a resolved type is always a subtype of another unresolved type

type std_ulogic is (`U', `X', `0', `1', `Z', `W','L', `H', `-');

BR

subtype std_logic is resolved std_ulogic;

6/5/01

12

std_logic vs std_ulogic

- *std_logic* is subtype of *std_ulogic*
- Subtypes can be used in place of the type from which it was derived, without needing an explicit conversion function
- *std_ulogic* signals can be assigned to *std_logic* signals, and vice versa
- *std_ulogic_vector* and *std_logic_vector* are the array types
 - for std_ulogic and std_logic respectively
 std_logic vector is not a subtype of std_logic_ulogic and a type conversion function is needed for assignments between signals of these types

BR

13

6/5/01

std	l_logic vs std_ulogic (cont.)	
signals that or – accidental co	se std_ulogic and std_ulogic_vector nly require one driver onnections between signals that should on e detected by the compiler	
6/5/01	BR	14

1164 Resolution Table	
TYPE stdlogic table IS ARRAY(std ulogic, std ulogic) OF std ulogic;	
CONSTANT resolution table : stdlogic table := (
constant resolucion_cable : sculogic_cable := (
U X O 1 Z W L H -	
(יטי, יטי, יטי, יטי, יטי, יטי, יטי, יטי	
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X',	
('U', 'X', '0', 'X', '0', '0', '0', '0', 'X'), 0	
('U', 'X', 'X', '1', '1', '1', '1', '1', 'X'), 1 ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', 'X'), Z	
(0 , X , 0 , 1 , 2 , W , 1 , H , X , , 2 ('U', 'X', '0', '1', 'W', 'W', 'W', 'W', 'X'), W	
('U', 'X', 'O', '1', 'L', 'W', 'L', 'W', 'X'), L	
('U', 'X', 'O', '1', 'H', 'W', 'W', 'H', 'X'), H	
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X',	
);	
The resolution function uses the lookup table to resolve types.	
The resolution function uses the roomap more to resolve types.	
6/5/01 BR 15	





