1.8	Department of Computer Engineering
	VHDL and System-on-Chip
	IAX8165 - 5.0 AP 5 3-2-0 E
	http://mini.li.ttu.ee/~Irv/IAX8165/
	Peeter Ellervee
	IT226 620 2258 511 3631 LRV@cc.ttu.ee http://www.ttu.ee/users/lrv/ http://mini.li.ttu.ee/~lrv/
ter Ellervee	hdl-introduction-1 Department of Computer Engineering
8	Course plan
 Hardwa VHDL Mode VHDL VHDL Verilo Other Digital Desig High- Local 	lling of discrete systems. [3h] and synthesis. [3h] g HDL. [2*3h] HDLs. SystemC, VHDL-AMS - overview. [2*3h] hardware synthesis [6 lectures] n methodologies. Physical, logic, and register-transfer level syntheses. [3h] level synthesis - scheduling, allocation, and binding. [2*3h] timing transformations. System level synthesis. [3h] m-on-Chip design. [2*3h]
	on exercises [7*4h]





Textbooks

- Michael John Sebastian Smith, "Application-Specific Integrated Circuits." [1997]
 http://www.edacafe.com/books/ASIC/ASICs.php
- Dirk Jansen et al. (editors), "The electronic design automation handbook." [2003]
- Ben Cohen, "VHDL coding styles and methodologies: [... an in-depth tutorial]." [1995]
- Stefan Sjoholm and Lennart Lindh, "VHDL for designers." [1997]
- Ken Coffman, "Real world FPGA design with Verilog." [2000]
- Donald E. Thomas, Philip R. Moorby, "The Verilog hardware description language." [1996]
- Douglas J. Smith, "HDL chip design: A practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog." [1997]
- John F. Wakerly, "Digital Design: Principles and Practices." [2006]
- M. Morris Mano, "Digital Design." [2002]
- Daniel D. Gajski, "Principles of Digital Design." [1997]
- Giovanni De Micheli, "Synthesis and Optimization of Digital Circuits," [1994]

© Peet	hdl - introduction - 3	
TTÜ1918	Department of Computer Engineering	7
	Motivation	
	 System-on-Chip (SoC) requires new design methodologies to increase designers productivity to get products faster into market 	
	 There exists a demand for efficient design methodologies at higher abstraction levels 	
	 A different thinking needed from the designers 	
	At higher abstraction levels	
	 a designer has much wider selection of possible decisions each of these decisions has also a stronger impact onto the quality of the final design 	



Optimizations

- Optimizations at logic level
 - thousands of nodes (gates) can exist
 - only few possible ways exist how to map an abstract gate onto physical gate from target library
 - optimization algorithms can take into account only few of the neighbors
- Optimizations at register transfer level (RTL)
- handle hundreds of nodes exist (adders, registers, etc.)
- there are tens of possibilities how to implement a single module
- At higher levels, e.g. at system level
 - there are only tens of nodes to handle (to optimize)
 - there may exist <u>hundreds</u> of ways how to implement a single node
 - every possible decision affects much stronger the constraints put onto neighboring nodes thus significantly affecting the quality of the whole design

© Peeter Ellervee

	Decisions at higher abstraction levels
•	Two major groups of decisions
•	 selection of the right algorithm to solve a subtask making transformations inside the algorithm, e.g. parallel versus sequential execution affect primarily the final architecture of the chip
•	 decisions about the data representation e.g. floating point versus fixed point arithmetic, bit-width, precision.
•	Selection of a certain algorithm puts additional constraints also onto the data representation
•	Selecting a data representation narrows also the number of algorithms available



© Peeter Ellervee







© Peeter Ellervee







System level

Algorithmic level

RT level

Logic level

Physical level



- · from higher to lower abstraction levels
- refinement = transformations
- Algorithm selection
- universal vs. specific
- speed vs. memory consumption
- Partitioning
 - introducing structure
- Technology mapping
 - replacing Boolean equations with gates

© Peeter Ellervee







Synthesis -- levels and tasks

- System Level Synthesis
- Clustering. Communication synthesis.
- High-Level Synthesis
- Resource or time constrained scheduling
- Resource allocation. Binding
- Register-Transfer Level Synthesis
- Data-path synthesis. Controller synthesis
- Logic Level Synthesis
- Logic minimization. Optimization, overhead removal
- Physical Level Synthesis
- Library mapping. Placement. Routing

© Peeter Ellervee





Design automation

- 1990 -- 4 Kgates / year / designer
- 1993 -- inhouse place and route -- 5.6K
- 1995 -- engineer (RTL-->GDSII) -- 9.1K
- 1997 -- small blocks reuse (2.5K-75K) -- 40K
- 1999 -- large blocks reuse (75K-1M) -- 56K
- 2001 -- synthesis (RTL-->GDSII) -- 91K
- 2003 -- intelligent testbench -- 125K
- 2005 -- behavioral and architectural levels, HW/SW (co)design -- 200K
- 2007 -- very large blocks reuse (>1M, IP cores) -- 600K

© Peeter Ellervee

	Department of Computer Engineering
	Market = \$\$\$
Desig	n cost
• des	ign time & chips production cost
• hug	ge investments (G\$)
• alm	lost impossible to <i>correct</i>
• High d	cost of modifications
• larg	e production volumes are more cost effective
• zer	o-defect is very important
• foll	owing <i>market trends</i> is important
Price	is inversely proportional to production volume
• con	nmon purpose processors - cheap but not always usable
• ASI	C - application specific tuning (e.g. telecommunication)
• pro	totypes - flexibility is extremely important in the development phase
• spe	cial purpose chips (e.g. satellites)
Recor	nfigurability
• flex	ible products, possibility to modify working circuits



Design criteria

- Three dimensions area, delay, power
- size, speed, energy consumption
- four dimensions plus testability (reliability)
- Area
 - gates, wires, buses, etc.
- Delay
 - inside a module, between modules, etc.
- Power consumption
 - average, peak and total
- Optimizations
- transferring from one dimension to another
- design quality is measured by combined parameters, e.g., energy consumption per input sample

© Peeter Ellervee





- Bottom-up technology information must be considered early and often
- Go depth-first for critical parts
- Mix breadth-first with depth-first



MYTH #3

- You don't need to understand digital design anymore
- One must know hardware to get a good hardware
- Hope
- Intimate knowledge of hardware is not necessary to design digital systems
- Fear
 - Using HDL based design methodology will turn them into software hackers
- Reality
 - High performance designs require a good deal of understanding about hardware
 - Designers must seed the synthesis tools with good starting points
 - Understanding the synthesis process is necessary to get good quality designs

© Peeter Ellervee



ΤΤÜ	1918

	MYTH #5
•	Behavioral level is better than RTL
•	Behavioral (a.k.a. algorithmic, high) level synthesis is not as mature as RTL (register-transfer level)
)	If your specification includes enough timing information use RTL synthesis
)	Behavioral constructs like <i>while</i> , <i>if-then-else</i> does not necessarily mean behavioral specification
•	and/or can be misinterpreted
	hdl - introduction - 25

↓↓↓↓↓ ↓↓↓↓↓↓ ↓↓↓↓ ↓↓↓ TTÜ1918	Department of Computer Engineering	Ļ
	Use of HDL> Simulation Simulation = modelling + analysis	
•	Logic level simulation RT-level simulation Functional/behavioral level simulation System level simulation	



Design process today

Hardware Description Language

-- Highway is green, sidestreet is red. if sidestreet_car = NoCar then wait until sidestreet_car = Car; end if; - Waiting for no more than 25 seconds ... if highway_car = Car then wait until highway_car = NoCar for 25 sec; end if; -- ... and changing lights highway_light <= GreenBlink; wait for 3 sec; highway_light <= Yellow; sidestreet_light <= Yellow;</pre> wait for 2 sec; highway_light <= Red; sidestreet_light <= Green;</pre>



© Peeter Ellervee







Future?

2000		2010
2 Gbit	memory size	256 Gbit
8·10 ⁶	transistors per cm ²	160.10 ⁶
1.5 GHz	internal clock frequency	10 GHz
0.5 GHz	external / bus clock frequency	1.5 GHz
2000	pin count	6000
800 mm ²	chip area	1300 mm ²
140 nm	wire width	40 nm
1.5 V	supply voltage	0.6 V
100 W	power consumption	170 W
0.5 W	power consumption (batteries)	1.5 W

© Peeter Ellervee

