

TTÜ1918

design methodology - 1

Department	o f	Computer	Engineering

4

Levels revealed

Hierarchy level	Abstraction	Supporting tools
System	space-time behavior as instruction, timing & pin assignment specifications	flow-charts, diagrams, high-level languages
Architecture	global organization of functional entities	HDLs, floor-planning block diagrams for clock cycle and area estimation
Register transfer	binding data flow functional modules and microinstructions	synthesis, simulation, verification, test analysis, resource use evaluation
Functional modules	primitive operations and control methods	libraries, module generators, sche- matic entry, test
Logic	Boolean function of gate circuits	Schematic entry, synthesis and simu- lation, verification, PLA tools
Switch	electrical properties of transistor circuits	RC extraction, timing verification, electrical analysis
Layout	geometric constraints	layout editor/compactor, netlist extrac tor, DRC, placement and routing



Synthesis levels and tasks

- System Level Synthesis
 - Clustering
 - Communication synthesis
- High-Level Synthesis
 - Resource or time constrained scheduling
 - Resource allocation
 - Binding
- Register-Transfer Level Synthesis
 - Data-path synthesis
 - Controller synthesis
- Logic Level Synthesis
 - Logic minimization
 - Optimization, overhead removal
- Physical Level Synthesis
- Library mapping
- Placement
- Routing

© Peeter Ellervee / Kalle Tammemäe







Waterfall vs. Spiral

- Traditional ASIC development follows so called waterfall model.
- In WF model, the project transitions from phase to phase in a step function, never returning to the activities of the previous phase. ("Tossing" the project over the wall from one team to the next) But:
 - Complexity increases
 - Geometry shrinks
 - Time-to-market pressure increases
- In the spiral model, the design teams work on multiple aspects of the design simultaneously, incrementally improving in each area as the design converges on completion.





design methodology - 7









System Design Process

- System specification
- Functions, performance, cost, development time
- Model refinement and test
- Focus on the algorithm, not the implementation!
- HW/SW partitioning (decomposition)
 - ... largely a manual process
 - Finally, define interfaces between SW and HW, and specify communication protocol
- Block specification
 - Elaborate hardware specification and software specification
- System behavioral model and cosimulation
 - Cosimulate and refine (the cosimulation continues throughout the design process)

© Peeter Ellervee / Kalle Tammemäe

design methodology - 11

Department of Computer Engineering

	1
TTÜ1918	

Evolution of Silicon Process Technology

	1997	1998	1999	2002
Process technology	0.35 μ	0.25 μ	0.18 μ	0.13 μ
Cost of fab	\$1.5 - 2.0 billion	\$2.0 - 3.0 billion	\$3.0 - 4.0 billion	\$4.0 billion +
Design cycle	18 - 12 months	12 - 10 months	10 - 8 months	8 - 6 months
Derivative cycle	8 - 6 months	6 - 4 months	4 - 2 months	3 - 2 months
Silicon complexity	0.2 - 0.5 M gates	1 - 2 M gates	4 - 6 M gates	10 - 25 M gates
Applications	Cellular, PDAs, DVD	Set-top boxes, wireless PDA	Internet appliances, anything portable	Ubiquitous computing, intelligent, inter- connected controllers
Primary IP sources	Intragroup	Intergroup	Intercompany	Intercompany, interindustry



Evolution of Design Methodology

Historical Linchpin Technologies

Time	1988 - 1990	1991 - 1994	1995 - 1996
Design	25-50 K gates 2.0 - 1.5 μ no design reuse	50-100 K gates 1.0 - 0.8 μ no design reuse	100-200 K gates 0.6 - 0.5 μ minimal reuse
Challenge	gate-level simulation	increase productivity	managing timing problems
Linchpin Technologies	gate-level simulation place & route	synthesis	design planning
		gate-level simulation place & route	synthesis gate-level simulation place & route

© Peeter Ellervee / Kalle Tammemäe

design methodology - 13

Design Methodologies Today

Department of Computer Engineering 🔳

4

Design characteristics	Timing-Driven Design	Block-Based Design	Platform-Based Design
Design complexity	5000 to 250 K gates	150 K to 1.5 M gates	300 K gates and greater
Design level	RTL	behavioural / RTL	architecture and VC evaluation
Design team	small, focused	multydisciplinary	multygroup, multydisciplinary
Primary design	custom logic	blocks in context, custom interfaces	interfacing to system and bus
Primary design granularity	gates and memory	functional clusters, cores	VCs
Bus architecture	none / custom	custom	standardized / multiple application specific
Mixed-signal	none	A/D, PLL	functions, interfaces
Hardware/software co-verification	none	HW/SW functionality and interfaces	HW/SW interfaces only
Partitioning focus	synthesis limitations	functions	f-ns / communications



design methodology - 15

	Material p	ropertie	es		
Properties	Unit	Si	GaAs	4H-SiC	Diamond
Electron mobility	[cm ² / V·s]	1500	8500	1000	2200
Hole mobility	[cm ² / V·s]	600	400	50	1600
Bandgap	[eV]	1.1	1.43	2	2.7
Dielectric constant		11.8	12.5	9.7	5.5
Thermal conductivity	[W/cm.°K]	1.5	0.46	4.9	20
Saturation electron drift velocity	[x10 ⁷ cm/s]	1	1	2	2.7
Melting point	[C]	1420	1238	2830	4000
				1	+

© Peeter Ellervee / Kalle Tammemäe

Breakdown field

3

6

30

100

[x10⁵ V/cm]



	CMOS	Bipolar	GaAs
Power dissipation (P _{DC})	Low	High	Medium
Input impedance	High	Low	High
Noise margin	High	Medium	Low
Speed	Medium	High	Very high
Packing density	High	Low	High
Delay sensitivity to load	High (o)	Low (o)	High (i/o)
Output drive	Low	High	Low
Bidirectional	Yes	No	Possible
Switching device	Ideal	Not ideal	Reasonable
f _t frequency	Medium	High (at low current)	Very high
Mask levels	12 to 16	12 to 20	6 to 10

© Peeter Ellervee / Kalle Tammemäe

design methodology - 17













Layout methodologies

- Partitioning
- Floorplanning
- initial placement
- Placement
 - fixed modules
- Global routing
- Detailed routing
- Layout optimization
- Layout verification

- Partitioning
 - Weighted compatibility graph partitioning
 - hypergraphs
 - Constructive approaches
 - hierarchical clustering
 - Iterative improvements
 - Kernighan-Lin heuristic
 - Weights
 - module size
 - number of connections
 - number of I/O-s



Floorpl	anning	
 Sliceable floorplan two slices templates Rectangular dual graph approach planar graph (M_i,M_j)∈ E - modules are adjacent M_i, M_j Hierarchical approaches bottom-up approach top-down approach Soft-computational approaches simulated annealing genetic algorithms 		
r Ellervee / Kalle Tammemäe design metho	odology - 25	

Ü1918	Department of Computer Engine	eering • 7
	Placement	
•	Improvement of the initial floorplan Refined cost functions known ports	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
•	Constructive heuristics Iterative heuristics	$\begin{array}{c} 3 \\ 2 \\ 1 \end{array}$
•	Soft-computing	





Routir	ng	
 Maze running memory usage! bidirectional search minimum cost paths multilayer routing multiterminal routing Line searching 	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
track graph	F = H = H = F =	· · · · · · · · · · · · · · · · · · ·
 Global routing dividing routing task into smaller sub-tasks routing channels Detailed routing routing inside channels 		
 Layout optimization channel compaction 		

design methodology - 27





- Optimizations / Transformations
 - area
 - delay
 - power consumption
- Implementation of Finite State Machines (FSM)
 - state encoding
 - generating next state and output functions
 - optimization of next state and output functions



1

RT Level Synthesis

Definition: Register-Transfer level synthesis means transformation from RT-level structural description (in terms of registers, multiplexers and operations) to Logic level description (in terms of combinational logic blocks and storage elements)

- Data path synthesis
- Maximizing the clock frequency
- Retiming
- Operator selection
- Controller synthesis
 - Architecture selection
 - FSM optimizations for area and performance
 - State assignment / coding
 - Decomposition

© Peeter Ellervee / Kalle Tammemäe









Department of Computer Engineering TTÜ1918 **Resource Allocation and Assignment** The task of operator selection is the selection of an appropriate operator • implementation from a library Selecting the architecture of a complex operation parallel versus sequential execution bit-parallel versus bit-serial **Example - addition** bit-serial adder • 1 full-adder, 1-bit register, n clock cycles • Manchester adder - m bits in parallel (m<n) bit-parallel adders • ripple-carry, carry-look-ahead, carry-skip and carry-select adders

http://www.ecs.umass.edu/ece/koren/arith/simulator





- Parallel versus sequential execution
- Adder/subtracter architectures
 - ripple-carry sequence of full-adders, small but slow
 - carry-look-ahead separate calculation of carry generation and/or propagation
 - · carry-select adders duplicated hardware plus selectors
 - speculative calculation one case with carry and another without, the answer will be selected when the actual carry has arrived
- Multiplier architectures
- sequential algorithms -- register + adder, 1/2/... bit(s) at a time
- "parallel" algorithms array multipliers -- AND gates + full-adders
- Multiplication/division with constant
 - shift+add -- 5*n = 4*n + n = (n<<2) + n

TÜ1918	Department of Computer Engineering
	Controller synthesis
•	Controller synthesis is also task at algorithmic level. Controller is the implementation of the scheduling task in hardware, specified by states and state transitions. It is called Finite State Machine (FSM).
•	<i>The canonical implementation</i> of a sequential system is based directly on its state description. It consists of <i>state register</i> , and a <i>combinational network</i> to implement the transition and output functions.
•	Sub-tasks:
•	Generation of the state graph;
•	Selecting the proper controller architecture, and
	Finite state machine optimizations for area and performance.



FSM encoding

- *Task*: Encoding inputs, outputs, and states.
 - Studied intensively in the sixties and seventies.
- Let *z* be the number of states, then minimum code length is t=ceil(log₂z).
- Current methods follow one of the two objectives:
 - Improve the testability
- Minimize the area of control logic Known tools are KISS ('85) and NOVA ('89)
- Two encoding approaches:
 - Minimal code length encoding
 - "One-hot" encoding

© Peeter Ellervee / Kalle Tammemäe

design methodology - 39



© Peeter Ellervee / Kalle Tammemäe