

Attributes

- An attribute is a value, function, type, range, signal, or a constant that may be associated with one or more names within a VHDL description.
- Predefined attributes are divided into 5 classes:
- Value attributes: return a constant value
- Function attributes: call a function that return value
- Signal attributes: create a new implicit signal
- Type attributes: return a type
- Range attributes: return a range
- *Rationale*: Attributes creates code that is easier to maintain

© Peeter Ellervee / Kalle Tammemäe





1

Attribute	Result type	Result
myArray'high left low right	integer	9 9 0 0
myArray'ascending	boolean	false
an_array'length range reverse_range	integer	10 9 downto 0 0 to 9
fourval'leftof('0') rightof('1')	fourval	error 'Z'
fourval'pos('Z')	integer	2
fourval'pred('1') succ('Z') val(3)	fourval	'0' 'X' 'X'
sig'active	boolean	True if activity on sig
sig'delayed(T)	sigtype	Copy of sig delayed by T
sig'driving_value	sigtype	Value of driver on sig
sig'event	boolean	True if event on sig
sig'last_active last_event	time	Time since last (activity event)
sig'last_value	sigtype	Value before last event
sig'quiet(T) stable(T)	boolean	(Activity event) (now -T) to now
sig'transaction	bit	Toggles on activity on sig

© Peeter Ellervee / Kalle Tammemäe

vhdl - advanced - 3

	Department of Computer Engineering
TTÜ1918	VHDL'93
•	New keywords: allow, element, group, impure, inertial, literal, postponed, private, pure, reject, rol, ror, shared, sla, sll, sra, srl, unaffected, xnor
•	Arithmetic operations: rol, ror, sla, sll, sra, srl, xnor
•	Function types: pure, impure
•	Processes: postponed
•	Attributes: literal
•	Variables: shared
•	Objects: private, allow
•	Items grouping: group
•	Hierarchical path names: '/' and '.'
•	New attributes: foreign, ascending[(N)], image(x), value(x), driving, driving_value, path_name, simple_name
•	Generalized aliases
•	Files as separate class of objects: file_open(), file_close()
•	Function 'now'
•	Overloading



- wait certain time -- wait for 20 us;
- wait (forever) -- wait;
- combined use -- wait on clk until clk='1' and ready='1' for 1 us;
- wait until sensitivity
 - wait on a until a='1' and b='0'; -- sensitive to signals *a* only
 - wait until a='1' and b='0'; -- sensitive to signals a and b



TTÜ 1918	Department of Computer Engineering	-1
	Partitioning features	
•	odularity features: Procedures Functions	
•	artitioning features: Blocks Packages Libraries Components Configurations	
© Peeter Ellerve	e / Kalle Tammemäe vhdl - advanced - 9 B Department of Computer Engineering B	4
TÜ 1918	Elements of Entity / Architecture	
• VI • •	HDL Entity (declarations, generic and port clauses, etc.) HDL Architecture (declarations, statements) Process statement Concurrent signal assignment Component instantiation statement Concurrent procedure call Generate statement Concurrent Assertion Statement Block statement	





Process - behavioral description

entity / architecture / component
structural elements

entity_declaration ::= entity identifier is entity_header entity_declarative_part [begin entity_statement_part] end [entity] [identifier];

entity_statement ::=
 concurrent_assertion_statement
 | passive_concurrent_procedure_call
 | passive_process_statement

• process

- behavior of the model
- contains timing control
- concurrent statement (data-flow statement) == process with sensitivity list

© Peeter Ellervee / Kalle Tammemäe

	Department of Compu- Department of Compu-	ter Engineering
TTÜ1918	Equivalent pr	ocesses
	x <= a and b after 5 ns;	
•	<pre>Equivalent processes • #1 process (a, b) begin x <= a and b after 5 ns; end process; • #2 process begin wait on a, b; x <= a and b after 5 ns; end process;</pre>	<pre> • #3 process variable tmp: bit; begin wait on a, b; tmp := a and b; wait for 5 ns; x <= tmp; end process; </pre>





Process

 Sensitivity list
 Timor i process (a, b) begin x <= a and b after 5 ns; end process;
 process begin wait on a, b; x <= a and b after 5 ns; end process;

• Timing control in the beginning or in the end?

process begin
 wait on a, b;
 x <= a and b after 5 ns;
end process;</pre>

process begin
 x <= a and b after 5 ns;
 wait on a, b;
end process;</pre>

© Peeter Ellervee / Kalle Tammemäe

```
Department of Computer Engineering
TTÜ1918
                         Conditional statements
   •
     if-then-else
        if conditional-expression then statements...
        elsif conditional-expression then statements...
        else statements...
        end if;
     • conditional-expression - must return boolean value
     case
        case expression is
        when constant-value [ | constant-value] => statements...
        when others => null
        end case;
```



Loops

© Peeter Ellervee / Kalle Tammemäe





Behavioral hierarchy

• Functions & procedures

• function

- used as an expression
- can not have timing control statements

• input parameters only (as constants)

• procedure

- used as a statement (both sequential and concurrent)
- can contain timing control statements
- input parameters (constants)
- output parameters (variables/signals)

© Peeter Ellervee / Kalle Tammemäe

Ü1018	Department of Computer Engineering
01/18	
	Functions & procedures
•	Declaration (prototype)
•	package
•	declarative part of architecture, process, function, procedure, etc.
•	Content (body)
•	package body
•	declarative part of architecture, process, function, procedure, etc. (together with declaration)



Functions

```
-- ...
function conv_boolean (a: signed) return boolean is begin
 if to_bit(a(a'low))='1' then return TRUE; else return FALSE; end if;
end conv_boolean;
-- ...
function "and" (1,r: signed) return signed is begin
 return signed(std_logic_vector(l) and std_logic_vector(r));
end;
-- ...
-- ...
 signal a, b, x: signed (7 downto 0);
 signal y: boolean;
-- ...
 X \ll a and b;
 -- ...
 y <= conv_boolean(a);</pre>
```

© Peeter Ellervee / Kalle Tammemäe

```
Department of Computer Engineering
TTÜ1918
                                     Procedures
    PACKAGE adder_elements IS
    -- full_adder : 1-bit full adder (declaration)
    PROCEDURE full_adder (CONSTANT a0, b0, c0: IN bit; VARIABLE o0, c1: OUT bit);
    END adder_elements;
    PACKAGE BODY adder_elements IS
    PROCEDURE half_adder (CONSTANT a0, b0: IN bit; VARIABLE o0, c1: OUT bit) IS
    BEGIN
      o0 := a0 XOR b0;
                       c1 := a0 AND b0;
    END half_adder;
    PROCEDURE full_adder (CONSTANT a0, b0, c0: IN bit; VARIABLE o0, c1: OUT bit) IS
      VARIABLE c_1, c_2, o_1: bit;
    BEGIN
      half_adder ( a0, b0, o_1, c_1 );
      half_adder ( o_1, c0, o0, c_2 );
      c1 := c_1 or c_2;
    END full_adder;
    END adder_elements;
```



• Remark: Guarded blocks are not supported by all synthesis tools



Packages

- Package declaration
- Package body (necessary in case of subprograms)
- Deferred constant (declared in package, assigned in package body)
- The "use" clause
- Signals in packages (global signals)
- Resolution function in packages
- Subprograms in packages
- Package TEXTIO

© Peeter Ellervee / Kalle Tammemäe





1

Components

- Components are used to connect multiple VHDL design units (entity/ architecture pairs) together to form a lager, hierarchical design
- The subcomponents of current design unit have to be declared in a declarative part of the architecture
- The components are instantiated in body part of architecture

```
architecture toparch of topunit is
    component child1
        port( ... );
    end component;
    component child2 ...
begin
    COMP1: child1 port map(...);
    COMP2: child2 port map(...);
end toparch;
```

© Peeter Ellervee / Kalle Tammemäe

```
Department of Computer Engineering 🗖
TTÜ1918
                            Structural replication
     A generate statement provides a mechanism for iterative or conditional
       elaboration of a portion of a description

    Typical application - instantiation and connecting of multiple identical

       components (half adders to make up full adder, trees of components etc.)
    UK: for K_i in 0 to 3 generate
      UK0 : if K i = 0 generate
        UXOR : XOR_Nty port map(A => Ain1(K_i),
                                   B \Rightarrow Ain1(K_i+1),
                                   Z => Temp s(K i)); end generate UK0;
      UK1_3: if K_i > 0 generate
        UXOR : XOR_Nty port map(A => Temp_s(K_i-1),
                                   B => Ain1(K i+1),
                                   Z => Temp_s(K_i)); end generate UK1_3;
    end generate UK;
```





© Peeter Ellervee / Kalle Tammemäe

vhdl - advanced - 29





© Peeter Ellervee / Kalle Tammemäe

vhdl - advanced - 31







Sequential and concurrent structures

sequential	concurrent
if, case	
loop, next, exit	
null	
wait	
return	
assertion	concurrent assertion
procedure-call	concurrent procedure-call
signal assignment	concurrent signal assignment
	component instantiation
	generate
	process

© Peeter Ellervee / Kalle Tammemäe

