CADSTAR FPGA TRAINING



Agenda

- 1. ALDEC Corporate Overview
- 2. Introduction to Active-HDL
- 3. Design Entry Methods
- 4. Efficient Design Management
- 5. Design Verification Running Simulation
- 6. Design Verification- Debugging
- 7. Synthesis and Implementation in Flow Manager
- 8. Using the PCB interface



Corporate Overview



Aldec Focus - Background

Founded 1984 – Dr. Stanley Hyduke

- Privately held, profitable and 100% product revenue funded
- Leading EDA Technology
 - VHDL and Verilog Simulation
 - SystemVerilog
 - SystemC Co-Verification
 - Server Farm Manager
 - IP Cores
 - Hardware assisted Acceleration/Emulation and Prototyping
- Over 30,000 active licenses worldwide
- Several key Patents in Verification Technology
- Office Locations:
 - Direct Sales and Support
 - United States
 - Japan
 - Canada
 - France
 - ROW Distribution Channel

www.aldec.com



HDL PRO HES SFM ALINT Cores



Corporate Milestones

•	inting tool released
	STARC-based Verilog linting tool released Enhanced SystemVerilog testbench support in Riviera
2007	Enhanced Systemivering to synplicity
0 0006	First simulator to support Open IP Encryption by Open First simulator to support Open IP Encryption by Open DEM Agreement with Lattice Semiconductor (Nasdaq: LSCC DEM Agreement with Lattice Semiconductor (Nasdaq: LSCC)
	feeter Variinn Silliulauvii teet
	tom Lovel and USP Design Solutions
	I for Cuctom (Shi OVSICIII VCINOS
	OEM Agreement WITH QUICKIOUIC (Naddadg.
Rivier	a supports Assertion Based Verification (OVA, FOL, OVA)
ZUUJ First so	olutions for Embedded Systems Verification
COD 2001 Release	ed HES: platform supporting hardware accelleration
	emental Prototyping technology
	Riviera - multiplatform, mixed language simulator
Circulogie C	DEM Agreement with Synplicity (Nasdaq: SYNP)
1999 Signed Stra	ategic OEM Agreement with Cypress (NYSE: CY): of Active-HDL Lite product
(2) 1997 Released Act	tive-HDL: Mixed Design Entry and
Common Keri	nel Simulator for Mindows
100c Signed strated	ic agreement with Vilipy (Manda Vilation
1992 Released Active and gate-level sin	
, guio	-level simulator (SUSIE) released
1984 Company Establish	(Socie) released
- Stabilsh	ed

Technology Focus



Design Creation

- Text, block diagram and state diagram entry
- Automatic testbench generation
- Automatically created parameterized blocks
- Variety of IP cores

Verification

- Multiple language support (VHDL, [System]Verilog, C++, SystemC)
- Assertions (OpenVera, PSL, SystemVerilog)
- Direct compilation and common kernel simulation
- Co-simulation Interfaces(VHPI/VPI, Matlab/Simulink, SWIFT, ...)



Technology Focus – cont.





Hardware Validation

- Hardware assisted acceleration of HDL simulation
- Emulation and ASIC prototyping
- Hardware / software co-simulation (Embedded Systems, SoC)

Niche Solution

- Actel CoreMP7 Designs Co-verification (ARM7)
- DO-254 Verification Solution
- Actel RTAX-S/SL Prototyping Solution (Flash to Antifuse conversion



World Wide Customers



The Design Verification Company

Aldec Partners



The Design Verification Company

Product Definition

HDL Active-HDL

- **Target FPGA Market**
- Windows Only
- Graphical Entry and Documentation
- Mixed Language Simulation

Riviera-Pro

- Target ASIC/FPGA Market
- Linux, Solaris and Windows (32/64 bit)
- Mixed Language Simulation/Debugging

SFM

PRO

SFM

HES

ALINT

- Server Farm Manager
- Manage 100's of HDL Simulation from central loc

HES

- Hardware based Debugging Acceleration (FPGA based board with software PCI-Express interface)
- Acceleration, Emulation and Prototyping Support
- **Patents**
 - Automatic ASIC to FPGA Clock Conversion
 - Smart Clock[™] used in Hardware/Software Co-Verification
 - "Hardware-In-The-Loop" Technology

ALINT

- Comprehensive RTL design checker
- Based on STARC design rules, best practices for Verilog
- The pre-packaged set of STARC rules allows designers to easily check HDL code for synthesizability, testability, and reusability
- **Dynamic Control**
- Synthesis Emulation Engine www.aldec.com
 - **Chip-Level Netlist Checks**





EE Times 2006 EDA Study

Satisfaction with vendor support



The Design Verification Company



Introduction to Active-HDL

SETTING THE STANDARD IN

- PERFORMANCE
- ACCURACY
- INTEGRATION





A Comprehensive Solution





Design Flow Manager

- Design Flow Manager interfaces to 87 different 3rd party tools
- Manages the HDL, C and Physical Synthesis Tools
- Runs the implementation for any FPGA vendor
- Generates TCL scripts for advanced automation
- Runs the simulation at all stages of design
- Invokes external analysis tools provided by silicon vendors





Advanced HDL Editor

- Keyword and Template auto-completion
- Automatic structure generation of enhanced legibility
- Built-in customizable language assistant
- Source code auto-formatting
- Advanced Find, Find in Files and replace, Column Selection
- Presentation of simulation values
- Navigation Bookmarks
- Ability to interface to third party text editors





Block Diagram Editor

- Multi-page hierarchical block diagrams
- Multidimensional arrays and record signals supported
- Bottom-up and top-down design methodologies supported
- Allows mixed structural and behavioral elements
- Cross probing with generated code
- Handles mixed HDL designs
- Customizable design rules checking
- Customizable symbols



The Design Verification Company

Finite State Machine Editor

- Multiple State Machines on a single diagram
- Full-Moore machines support
- Hierarchical states and junctions provided for legibility
- Delay states simplify control of machine timing
- Advanced code generation settings





Debugging Tools

- View simulation results in
 - Waveform Viewer
 - List Viewer
 - Watch
- Trace code execution with
 - Processes
 - Call Stack
- Breakpoint Manager
 - Code Breakpoint
 - Signal Breakpoint

1	8 min 21 cmp	01110	1		•
w	atch				
	Name	Туре	Value	Last Value	Last Event Time
	N CLK	std_logic	1	0	65ns
	+ " REF	<pre>std_logic_vector(2 downto 0)</pre>	2	1	60ns
	± ″ Q	<pre>std_logic_vector(5 downto 0)</pre>	04	02	65ns
	M UUT/U2/Ctrl	Ctrl_type	s2	s1	45ns
	UUT/U1/feedback	std_logic	1	U	Ofs
	Click here to add				





Common Kernel Simulator

- VHDL, Verilog, EDIF, SystemC and SystemVerilog
- VHDL and Verilog Lint
- Strict IEEE Standards Adherence

Name	Туре	1.0	5 · ·	· · 10	e i e	15 i	- 2,0	e in	25	- i	3,0	e in	35	e i s	40	e in	45	•
₩ F_INPUT	std_logic																	
₩ F_PATTERN																		
∎ # LED_A	std_logic	↓ (XX (40	15.4	75 ns		40												
± ª LED_B	std_logic	(40				(40												
	std_logi	(XX (40			Ж О	(40												
		(XX				40												



Design Entry Methods

Creating HDL Text Modules Part 1



1. Bottom-Up Design Concepts

Start by creating a new workspace and design

- Use the New Source File Wizards
- Add existing files
- Create an empty design
- Complete the source code
- Check syntax for errors
- Verify the functionality of the design
- Create a top-level diagram or entity



1.1 Creating Bottom-Up Design

- First, create a new workspace (File | New Workspace). You will be asked to specify its name. To set up a new design, you can also select the Design option in the File | New menu.
- In the New Design Wizard window, you can choose the design entry method:
 - To <u>add existing files</u>, check the **Add existing resource files** option. Select the source files in the **Open** window and finish the design creation by clicking the **Finish** button.
 - To import a design from Active-CAD, check the Import a design from Active-CAD option.
 - To create an empty design, check the Create an empty design option.
- Type the name of the design, for example BottomUp and click the Next button.

See 1.1 ref. A for more details



1.1 Ref. A The Design Wizards

The **Design Wizard**

simplifies the process that guides you through initial stages of design development. By using the **Design Wizard**, you will create a new design.

New Design Wizard



Check the Create an empty design option and click Next.



1.1 Ref. B The Design Wizards

In the window, you can specify information on:

New

- Configuration of Block
 Diagram Editor
- Default language: VHDL or Verilog.
- Synthesis and implementation tools
- Default target device family

Design Wizard		X
	Specify additional information about the new design. Synthesis tool: (none) (none) (none) (none) (none) (none) (no	
- United and a second	Default Family:]]
	< <u>B</u> ack <u>N</u> ext > Cancel	



1.1 Ref. C The Design Wizards

In the next window, you can set:

- Design name,
- Location of the design folder,
- Name of the default working library.



New Design Wizard

Fype the design	name:		
BottomUp			
Select the locati	ion of the desigr	n folder:	
c:\my_designs\	·		
			Browse
	e default working	g library of the d	esign:
The name of the BottomUp	e default working	g library of the d	esign:
The name of the BottomUp The name speci library files and a change the logic	ified here will be as the logical na	used as the file me of the library	name for the
BottomUp The name speci library files and a	ified here will be as the logical na	used as the file me of the library	name for the



1.1 Ref. D The Design Wizards

In the last window of the **New Design Wizard,** press the **Finish** button to accomplish the design creation stage.



Design name: E	3ottomUp	<u>^</u>
<		×
esign directory		
::\my_designs\		
Compile cou	rce files after creation	



×

1.2 Creating Bottom-Up Design

- Double-click the **Add new file** icon. The **Add New File** dialog opens.
- Click Wizards and select the VHDL Source Code Wizard.

Add New Fi	le				? 🛛
Empty Files	Wizards				
	‡	-		THE FORMER STREET	F DEC T DE T DE
VHDL Sour Code	ce Block Di	agram Sta	ate Diagram	SystemC Source Code	Verilog Source Code
				OK	Cancel

See 1.3 ref.B for more details



• Click **OK** to start the **New VHDL Source Code Wizard**.



1.3 Creating Bottom-Up Design

- Check Add the generated file to the design option and advance by clicking the Next button. Type the name of the file: *counter*. You can also use the Browse button to add an existing file at this stage.
- Define the following ports: Input Ports:
 - CLK - RESET
 - Output Port: - Q [3:0]
- Click the **Finish** button.





1.3 Ref. B Design Wizard - Ports

- To add a port, click the **New** button and type the name of a port.
- To change a port type, click the appropriate button in the **Port** direction box. There are four types:
 - In
 - Out
 - Inout
 - Buffer
- To remove any port, click its name on the list and click the **Delete** button.
- To create a bus, add a new port name and click the Array Indexes arrows to specify the bus width.





1.4 Creating Bottom-Up Design

- HDL Editor window contains the skeleton of the *counter*.
- Click the S icon to open the Language Assistant window.
- Open the *Tutorial* branch and select the *Counter* template.

大响星	A S A	<u>- 16 6</u>	1 1 4 10	A & & A	律律服務權
F12e	: counter. who				
Generated	: Wed Sep 22 16:51:55	5 2004			
From	/ interface descripts	ion file			
By	: ItfSVhdl ver. 1.20				
		****************			*************
- Case the second second					
Description	4 2				
13					
-11 Section 1	below this comment is a	automatically man	prained.		
	be overwritten	meeting ractical and an	The second second		
	inter) architecture (co	ounteril			
ibrary IEEE;					
ISC IEEE.STD I	OGIC_1164.all;				
CONTRACTOR					
intity counter	1.8				
port (
	in STD_LOGIC;				
	T : in STD_LOGIC;				
	STD_LOGIC_VECTOR (3	downto D)			
);					
and counter;					
-11 Rod of at	itomatically maintained	d section			
FF WHAT OF SA	interest in the second	a section.			
rchitecture d	counter of counter 13				
egin					
enter	your statements here -				
end counter;					
					<u>,</u>

Ln 27, Col 1 NUM INS

 Drag the *Counter* template to the HDL Editor window and drop it after the: --Enter your statements here line.



1.4 Ref. A Language Assistant

- The Language Assistant window contains the templates of frequently used models, user-defined models, and VHDL or Verilog constructs.
- You can drag the templates to the HDL Editor window or select the Use option from the pop-up menu.
- You can also take advantage of the Auto-Complete option

VHDL 🔽	쒑 🚅 🖬 🗙 🔍 🖻 🌾
Templates Code Auto Complete Canguage templates Code Auto Complete Canguage templates Completes Counter Counte	<pre>process (CLK, RESET) variable Qint: STD_LOGIC_VECTOR (3 downto 0); begin if RESET='1' then Qint := "0000"; else if CLK'event and CLK='1' then if Qint<9 then Qint:=Qint+1; else Qint:="0000"; end if; end if; end if; end if; end process; NUM INS </pre>

The Design Verification Com

Type the first couple of letters of the VHDL or Verilog keyword and it will be automatically completed. You can now press the Right Arrow or Space key on the keyboard to complete the word or press the **Ctrl+Enter** keys to insert a language template.

1.5 Creating Bottom-Up Design

The HDL Editor offers ways to efficiently manage the code by performing the following operations:

- Enables keyword coloring for VHDL, Verilog, and C/C++/Handel-C
- Increases indentation of selected blocks
- Comments selected part of code
- Creates groups out of highlighted blocks
- Automatically creates the structure for the source code
- Auto-formats the source code
- Sets bookmarks in the code for easy navigation
- Highlights incorrect constructs after compilation
- Finds and replaces given strings

Note: Most of the above functions also have counteractions.



1.5 Ref. A Marking Blocks

To select blocks, you can either use the mouse or the keyboard. The selected blocks are displayed with colors specified for active selection in the **Preferences** window.

- With the mouse, hold down the left button and drag the cursor over the text; highlight the desired block and release the button.
- To perform the same operation with the keyboard, hold down the Shift key and use the arrow keys. After selecting the block, release the keys. The above techniques let you select the adjacent lines of the code.



Note: You can select whole words holding together the **Ctrl** and **Shift** keys and pressing the arrow keys.



1.5 Ref. B Marking Columns

To select columns, you can either use the mouse or the keyboard. The selected blocks are displayed with colors specified for active selection in the **Preferences** window.

- Hold down the Alt key and move the mouse pointer while pressing its left button. Release the mouse button after selecting the desired section of code.
- Click the column selection button i or press Alt+C combination and then use the Shift key and the Arrows to select a rectangular block. To disable column selection use either the button or keystroke combination again.

*	🖻 🖻 🛩 🛩 🚧 💽 🖬 🖌	»
23	{entity (counter) architecture (counter))	
24		
25	library IEEE;	
26	<pre>use IEEE.STD_LOGIC_1164.all;</pre>	
27		
28	entity counter is	
29	port (
30	CLK : in STD_LOGIC;	
31	RESET : in STD_LOGIC ;	
32	Q : out STD_LOGIC_VECTOR(3 downto 0)	
33);	
34	end counter;	
35		
36	}} End of automatically maintained section	
37		
38	architecture counter of counter is	_
39	begin	-
40		
41	enter your statements here	1 0 7
12		تے
	counter.vhd	L



1.5 Ref. C Commenting Blocks

To comment blocks, select the desired portion of the code using the previously described techniques.

- To comment a selected block, you can either click the toolbar button or use **Comment** from the pop-up menu.
- You can also select a block and press the **Ctrl**+**K** keys to achieve the same result.

Note: You can convert lines into comments as well as their parts, but remember that in VHDL everything after the '--' sign is treated as a comment.

3	Pa C	k 🛛 🖓	M	<u>_</u> ¥ :	8	<u>»</u>
41		ente	er y	our statements here		
42	proc	cess (CLH	K, RJ	ESET)		
43	var	i <mark>able</mark> Qir	nt: S	STD_LOGIC_VECTOR (3 downto 0)	;	
44	beg:	in				
45		if RESET	Γ='1	' then		
46		Qint	:=	"0000";		
47		else				
48		if (CLK'	event and CLK='1' then		
49			if (Qint<9 then		
50				Qint:=Qint+1;		
51			els	e		
52				Qint:="0000";		
53			end	if;		
54		end	if;			
55		end if:				
56		Q <= Qin	nt;			τl
57	end	process;	;			÷
58						0
59	end	counter;	;			* ± 0 ¥
1î d					F	
	ounter.	vhd *			_	



1.5 Ref. D Commenting Columns

To comment columns, select the desired portion of the code using the previously described technique. (see 1.5 ref. B)

- To comment selected columns, you can either click the toolbar button or use Comment from pop-up menu.
- You can also select columns and press the **Ctrl**+**K** keys to achieve the same result.

Note: The column mode is especially effective while converting line endings into comments. This may be useful for describing time steps in testbenches.

X	Þ	B	142 SH	#					- S	2	${\bf t}_{\rm F}$	(i)	>	
)		STIM	IULUS:]	proce	:88								-	
1		begi	.n a	of st	timul	us prod	cess							
2		wa	ait for	< tit	ne to	next a	event>;	<	curr	ent	time	>		
3														
4			CLK <=	'0';										
5			RESET -	<= '1	L';									
6			wait fo	or 10) ns;	0 fs	5							
7			RESET -	<= '0)';									
В			wait fo			10 1	25							
Э			CLK <=	'1';										
			wait fo			50 1	25							
1			CLK <=	'0';										
2			wait fo			100	ns							
3			CLK <=											
4			wait fo			150	ns							
5			CLK <=											
6			wait fo			200	ns							
7			CLK <=											
в			wait fo			250	ns							
Э			CLK <=											
D			wait fo			300	ns							
1			CLK <=											
2			wait fo			350	ns							
3			CLK <=											
4			wait fo			400	ns							
5			CLK <=											
6			wait fo			450	ns							
7			CLK <=										-	
3			wait fo			500	ns						*	
9			CLK <=										-	
⊃ ∢ [wait fo	or 50) ns;	550	ns					F	≞	
_			اما 🗇 ما		41.							•		
= 0	:001	nter.v	hd 👌 🗐 co	Junter	_ID /									


1.5 Ref. E Uncommenting Blocks and Columns

To uncomment blocks and columns, select the desired portion of the code using the previously described techniques.

- To uncomment selected columns and blocks, you can either click the stoolbar button or use Uncomment from the pop-up menu.
- You can also select columns and blocks, and press the Ctrl+Shift+K keys to achieve the same result.

			-						
*	Þa 🖪	k 🛛 🖓	#			- Fi	8	$\mathbf{I}_{\mathbf{F}}$	4
14	vari	iable Qi	nt:	STD_LOGIC_V	ECTOR (3	downto (]);		
1 5	begi	in							
1 6		if RESE	T= ' 1	' then					
£7		Qin	it :=	· "0000";					
18		else							
19		if	2	<u>U</u> ndo	Ctrl+Z	2			
50				_ Redo	Ctrl+W				
51					Second TT	_			
52			*	Cu <u>t</u>	Ctrl+X				
53			Ē	<u>С</u> ору	Ctrl+C				
54				Paste	Ctrl+V				
55		end							
56	1.1	end if.		Comment	Ctrl+K				
57		Q <= Qi		U <u>n</u> comment	Ctrl+Shift+K				
58	end	process				-13			
59				<u>B</u> lock		•			
50	ena	counter		Document S <u>t</u> ructur	e	•			
51 52				Talada Dua dua -i-t	F9	—			
53				Toggle <u>B</u> reakpoint	F9				
53 54			1	Disable Breakpoint					
55			!	Breakpoints					
56			<i>ۋ</i> ې	Find	Ctrl+F	_			
Í I I									Þ
	ounter.	which *	1 = S	Find Matching	Ctrl+M				-
	antel.	and and		Insert		•			

The Design Verification Com

1.5 Ref. F Indenting Blocks

To indent blocks, select the desired portion of the code using the previously described techniques.

- To indent a selected block, you can either click the toolbar button or use **Indent** from the pop-up menu.
- You can also select a block and press the **Tab** key to achieve the same result.

Note: Even if you select a section of a line, the whole line will be indented.

3	6 🖻		»
	44	<pre>variable Qint: STD_LOGIC_VECTOR (3 downto 0);</pre>	
1	45	begin	
•	136	if RESET='1' then	
	Indent	(Tab) Qint := "0000";	
W	48	else	
×	49	if CLK'event and CLK='1' then	
	50	if Qint<9 then	
ŝ,	51	Qint:=Qint+1;	
-1	52	else	
3}#	53	Qint:="0000";	
₩{ Ξ	54	end if;	
	55	end if;	
1	56	end if;	
F	57	Q <= Qint;	
	58	end process;	
8	59		_
	60	end counter;	
¶	61		-
11	62		±
Æ	63		*
	64		Ŧ
5			
E	count	ter.vhd *	



1.5 Ref. G Outdenting Blocks

To outdent blocks, select the desired portion of the code using the previously described techniques.

- To outdent a selected block, you can either click the for toolbar button or use
 Outdent from the pop-up menu.
- You can also select a block and press the Shift+Tab key to achieve the same result.

Preferences	
Category:	
Simulation Debugger Memory Management Advanced Dataflow Generation VHDL Case Pile Headers	 ✓ VHDL File extensions : vhd;vhd;vhi;vhm;vhn;vho;vhq;vhs;tvhd;vht Auto Complete: ○ None ○ Complete word ○ Complete template ✓ Interactive templates Options :
 B) Copy Instantiation Editors B) HDL Editor ■ WHDL ■ Verilog 	Enable virtual spaces Syntax highlighting Show margin Line numbers size : Auto Indent type: Smart Tabulation :
Tcl Perl Macro Text SDF EDIF EDIF C++	Size: 4 C Keep tabs C Insert spaces Structure : Options
Handel-C ⊕ Block Diagram Editor	Default OK Cancel Apply

Note: The default tabulation size is set to 4, but you can change it in the **HDL Editor** category of the **Preferences** window.



1.5 Ref. H Improved Auto Complete

The Design Verification Company

- The HDL Editor automatically completes VHDL, Verilog keywords based on the initial letters that you type. Similar keywords can be exchanged with the TAB key. The Auto-Complete feature can automatically complete both words and the whole HDL templates.
- The Interactive templates option allows users to invoke a dialog window before a template is created. In the dialog you can enter, for example, the name of the identifier for an entity, architecture, module, etc.

		Ji 🖽 📑 🖌 🖓 🖓 🦛	🗾 諸 話 📭 🧐 🍽 🗡 🦄 🌾 🍊 🚺	
	1 entity adder is	1 ⊡entity adder is		7
	2 🕂 port (2 🕀 port (-	
	5 end adder;	5 end adder;		
Preferences	6	? 🗙		
Category: Simulation Debugger Memory Management Advanced Dataflow Generation VHDL Case File Headers Copy Instantiation Editors HDL Editor	File extensions : vhd/vhd/vh//vh//vh//vh//vh//vh//vh//vh//	architecture rtl begin process(a,b) begin end process; end rtl;	User input box Enter 'for' loop control variable name:	
	Line numbers size : Auto Indent type: Smart Tabulation : Size: 4 Structure : Document structure : Default OK Cancel App	source		
		<u> </u>		

1.5 Ref. I Searching strings

To search any string in the file, use the **Search** menu options.

- To find a desired string in the source code, press the Ctr+F keys or choose the Find option from the pop-up or Search menu.
- You can type a string you are looking for or use the default one.

Note that the **Find what:** field contains a string at which the text cursor has been positioned.

Note: You can also search for the specified string in several files at once. To do this, choose the **Find in files** option from the **Search** menu

Find and Replace		? 🗙
👫 Find Replace 🦽 Name	d Bookmark 🛛 🖪 Line 🛛	
Find what: for	• >	Find <u>N</u> ext
Match whole word only Match <u>c</u> ase	Range © <u>E</u> ntire document	Find Previous
 <u>Regular expression</u> <u>Select matching text</u> 	C Selection only	Mark <u>A</u> ll
□ <u>W</u> rap at origin/end		
		Close



1.5 Ref. J Replacing strings

- To replace a desired string in the source code, press the Ctrl+H keys. You can also choose the Replace option from the pop-up or the Search menu.
- Type the string you want to replace or use the automatically inserted one.

Find and Replace	? 🛛
🏘 Find Replace 📣 Named Bookmark 🖺 Line	
Find what: for >	Find <u>N</u> ext
Replace with: while >	Find <u>P</u> revious
✓ Match whole word only Range ✓ Match case ⓒ Entire document ✓ Selection only	Replace
Regular expression Wrap at origin/end	Replace <u>A</u> ll
	Close



www.aldec.com

1.5 Ref. K Syntax Highlighting

The Design Verification Company

The HDL Editor supports syntax highlighting of the following file types:

• VHDL		tpd : time) p : in bit; outp		ce t IO (direction INPUT) (property PINTYPE (string "IN")) (property port id (string "3"))
• Verilog	if (!en)	dge clk) begin = 1'bz;) (SETUP (posedge I) ((HOLD (posedge I) (p	posedge CLK) (10:20:30))
• EDIF			(SETUP (negedge I) ((HOLD (negedge I) (p	posedge CLK) (10:20:30)) osedge CLK) (0:0:0))
	'Handel-C	switch (vhpi case vhpiNo	error(&vhpiErrorInfo)) ErrorInfo.severity){ te : break; rning : break;	<pre>{ proc ExamineAll () { global hold bust d_l d_h DisplayTopic; set hold [examine HOLD]; set bust [examine BUST];</pre>
Tcl/TkPerl	splic \$num	umopen > \$maxopen ce(@lru, \$maxopen open -= @lru; (@lru) { &close(\$		<pre>;;}</pre>
• Active-H	HDL .DO m	comp asim wave	-include "\$DSN\src\Te TESTBENCH_FOR_counter -noreg CLK	stBench\counter_TB.vhd"
w.aldec.com				

WWW

1.6 Navigation and Bookmarks

HDL Editor provides a number of features designed to facilitate the

navigation of source documents in the Active-HDL environment:

- Bookmarks
- Named Bookmarks
- Links
- Browse Buttons
- Horizontal and Vertical Splitters

Using the **Browse** buttons you can scroll the document by:

- pages
- links

🗤 😪 🙀

X 🖻 🖥

- bookmarks
- breakpoints
- named bookmarks

🗖 🛱 👪 📢 🕸 🕪 🦽 % % 🌾

	B		•		a 🗗 🍩 🕪 🗡 % % 🌾
29		entity counter is	29		entity counter is
30	=	port (30	=	port (
31		CLK : in STD_LOGIC;	31		CLK : in STD_LOG
32		RESET : in STD_LOGIC;	32		RESET : in STD_L
33		Q : out STD_LOGIC_VECTOR	33		Q : out STD_LOGI
34);	34);
35		end counter;	35		end counter;
20			20		
43	-	process (CLK, RESET)	43	-	process (CLK, RESET) 📃 🧕
44		<pre>variable Qint: STD_LOGIC_VECTOR (3)</pre>	44		<pre>variable Qint: STD_LOGIC_</pre>
45		begin	45		begin
46	Ξ	if RESET='1' then	46	-	if RESET='1' then
47		Qint := "00000";	47		Qint := "00000";
48	-	else	48	Ξ	else
49	+	if CLK'event and CLK='1' 1	49	+	if CLK'event and -
56		end if;	56		end if;
57		Q <= Qint;	57		Q <= Qint;
58		end process;	58		end process;
59			59		G
60,		end counter;	60,		end counter;
•		•	•		Þ
Ē	cour	nter.vhd			





1.6 Ref. A Using Bookmarks





www.aldec.com

1.6 Ref. B Using Named Bookmarks

To place a named bookmark click the *button* or choose the Insert/Named bookmark option from the pop-up menu.

The difference between named and regular bookmarks is that named bookmarks are encoded by special strings inserted directly in the document text. Such strings are referred to as *bookmark codes*.

For example, a bookmark named *jump* will be implemented by the following strings:

--

HDL Editor does not display the bookmarks codes directly. Instead, only the bookmark names are displayed in a distinguishing color:

--Named bookmark in HDL code:

--Jump

Note: Bookmark codes occurring outside comments are ignored by the HDL Editor and displayed as true code.



1.6 Ref. C Smart Indent and Auto Indent

HDL Editor provides two features designed to facilitate indenting of the edited code: **Auto Indent** and **Smart Indent**. Both options are controlled from the **Preferences dialog**.

Auto Indent

When you hit **Enter** to start a new text line, the editor automatically inserts tab characters or spaces in the new line so as to align the insertion point with the first character in the previous line.

Smart Indent

When you hit **Enter** to start a new text line, the editor automatically inserts tab characters or spaces in the new line so as to indent consecutive HDL constructs.





1.6 Ref. D Auto-formatting the Code

The Design Verification Company

 You can format your source code automatically using the Autoformat Text button. This command analyzes the code and indents consecutive lines of text based on the same principle as the Smart Indent option.

```
22
                                                        23
                                                              architecture Counter of Counter is
23
     architecture Counter of Counter is
                                                        24
                                                                  begin
24
         begin
                                                        25
                                                                  -- <<enter your statements here>>
2.5
         -- <<enter your statements here>>
                                                        26
2.6
                                                        27
                                                                  process (CLK, RESET)
27
     process (CLK, RESET)
                                                        28
                                                                      variable Qint: STD LOGIC VECTOR (3 do
28
     variable Qint: STD LOGIC VECTOR (3 downto 0);
                                                        29
                                                                      begin
29
     begin
                                                                      if RESET='1' then
                                                        30
30
     if RESET='1' then
                                                        31
                                                                          Oint := "0000";
3.1
     Oint := "00000";
                                                        32
                                                                      else
32
     else.
                                                        33
                                                                          if CLK'event and CLK='1' then
33
     if CLK'event and CLK='1' then
                                                        34
                                                                               if Oint<9 then
34 if Oint<9 then</pre>
                                                        35
                                                                                   Qint:=Qint+1;
35 Qint:=Qint+1;
                                                        36
                                                                               else
3.6
     else
                                                        37
                                                                                   Oint:="00000";
37
     Oint:="00000":
                                                        38
                                                                               end if:
38
     end if:
                                                        39
                                                                          end if:
39
     end if:
                                                        40
                                                                      end if:
40
     end if:
                                                        41
                                                                      Q <= Qint;
41
     O \leq Oint;
                                                        42
42
                                                                  end process;
     end process;
                                                        43
43
     end Counter:
                                                             end Counter;
44
                                                        44
             Before
                                                                          After
```

www.aldec.com

1.6 Ref. E Generating Text Structure

 You can automatically divide the source code into groups according to the HDL syntax using the Generate Structure button I

ptions for			(? 🛛			
Construction	Recognize	Collapse	Highlight	^			
Entity declaration	~						
Architecture body	~						
Package declaration	✓						
Configuration declaration	✓						
Package body	•						
Process statement	•						
Subprogram body	✓	•					
Port clause	•	•					
Component declaration	✓			~			
<							
OK Cancel Default							

11 u	Ph-		
1	旧自	💼 🛩 🗠 🛤 🔍 💌 👪 🕺	
25		library IEEE;	-
26		<pre>use IEEE.STD_LOGIC_1164.all;</pre>	_
27			
28	-	entity counter is	
29	+	port (
34		end counter;	
35			
36)} End of automatically maintained section	
37			
38	Ξ	architecture counter of counter is	
39		begin	
40			
41		enter your statements here	
42	Ξ	process (CLK, RESET)	
43		<pre>variable Qint: STD LOGIC VECTOR (3 downto 0);</pre>	
44		begin	_
45	+	if RESET='1' then	
47	+	else	
56		Q <= Qint;	•
57		end process;	±
58			± 0 ¥
59		end counter;	Ŧ
111		•	Ċ
	nun	er vhd *	
	Joann		

Note: The operation of this command is fully customizable in the **Preferences dialog**. You can choose what HDL constructs are to be grouped and what shade colors to use for specific constructs.



1.6 Ref. F Using Text Structure

- To take advantage of the generated code structure you can click on the ∃ □ buttons to collapse or expand groups of HDL statements.
- You can also create your own structures by grouping selected statements. To do this select a portion of the code and click the select.
- To revert to the original document layout, click the button. This will remove the generated structure automatically

```
Entity Counter is
     port (
 end Counter:
 -- }} End of automatically maintained section
Earchitecture Counter of Counter is
     begin
      -- <<enter your statements here>>
     process (CLK, RESET)
 end Counter:
         if RESET='1' then
             Oint := "0000";
        else
             if CLK'event and CLK='1' then
                 if Qint<9 then
                    Oint:=Oint+1:
                else.
                    Qint:="00000";
                end if:
             end if:
         end if:
         Q \ll Qint;
     end process;
 end Counter:
```



1.7 Compiling the Design

Active-HDL allows you to compile design source files in several manners.

- Source files can be compiled individually by choosing the **Design | Compile** command or clicking the stoolbar button.
- All source files can be compiled in one pass according to the order set in **Design Compilation Order (Design | Design Compilation Order)**. To do this select the **Design | Compile All** command or click the button.
- All source files can be compiled in one pass with the prior reorder. The files are reordered so as to ensure the proper order of analysis. To do this, select the **Design | Compile All** with File Reorder command or click the button.





1.7 Ref. A Compilation Status

Each source file can have one of the following statuses, denoted with additional markers placed on file icons in the **Design Browser** window.



- Errors occurred during the last compilation
- Warnings occurred during the last compilation
- Not compiled or modified after the last compilation
- Successfully compiled



www.aldec.com

1.7 Ref. B Tracking Errors

I X	Ba		
41		enter your statements here	=
42		process (CLK, RESET)	
43		variable Qint: STD LOGIC VECTOR (3 downto 0);	
44		begin	
45	+	-	
47	Ξ	else	
48	Ξ	if CLK'event and CLK='1' then	
49	Ξ	if Qint<9 then	
50		Qint:=Qint+1;	
51	+	Error(s):	
54		COMP96_0077: Assignment target incompatible with right side. Expected type "std_logic_vector". COMP96_0071: Operator "+" is not defined for such operands.	-
55		COMP96_0104: Undefined type of expression.	±
56			۲
57		end process;	Ŧ
Ц·			
2	desi	ign flow 👔 🗐 counter.vhd 🖉	
	o #	Compile Architecture "counter" of Entity "counter"	
×		Error: COMP96 0071: counter.vhd : (49, 7): Operator "<" is	-
ø		t defined for such operands.	
nso		Error: COMP96_0104: counter.vhd : (49, 7): Undefined type	
Ě	of	expression.	
8	•#	Error: COMP96_0098: counter.vhd : (49, 7): Boolean type	
		pected.	
		Error: COMP96_0077: counter.vhd : (50, 11): Assignment	
		arget incompatible with right side. Expected type	
	"3	td_logic_vector".	
	>		
		Console /	
	-		

• You can easily track any errors in the **HDL Editor** window (underlined in red).

• The **Console** window displays all errors with short descriptions and takes you directly to them by double-clicking the particular error message. Moreover, the line is marked with a red **x**.

• If you rest the cursor over the underlined line, a short error description(s) will appear.

Add line "use

ieee.std_logic_unsigned.all" to correct the error and recompile the file



1.8 Instantiating Components

Active-HDL allows you to work with multiple-file projects.

You can then create required models in separate files and verify them individually instead of placing them in one large design file.

- By creating a top-level entity, you can test the functionality of the entire design. To do this, you must instantiate the components of the design.
- Component instantiation is like plugging a hardware component into a socket in a board.

```
24
25
     ---- Signal declarations used on the diagram ----
26
27
     signal COS1 : real ;
28
     signal SAW1 : real ;
29
     signal SIN1 : real ;
30
31
     ---- Component declarations -----
32
33
     component COSINUSGENERATOR
34
       port (
35
             CLK : in BIT:
36
             CosEnable : in BIT;
37
             CosFreq : in INTEGER;
38
             COS1 : out REAL
39
       );
40
     end component ;
41
42
     component MULTIPLIER
43
       port (
44
             IN1 : in REAL;
45
             IN2 : in REAL;
46
             IN3 : in REAL;
47
             clk : in bit;
48
             out1 : out real
49
       );
50
     end component ;
```

1.8 Ref.A Declaring Components

Active-HDL provides a utility to speed up a component declaration. You can copy a component declaration from the working library or a library in the **Library Manager** window.

- Expand the library contents in the Design Browser and copy the declaration pressing Ctrl+C keys or use the Copy Declaration option from the pop-up menu.
- Go to the HDL Editor window and paste the declaration pressing Ctrl+V keys or using the Paste option from the pop-up menu.

Note: This will only copy the component declaration. You will have to map the ports and generics of the entity by yourself.





1.8 Ref.B Instantiating Components

Multiple-Unit

4 Co-Simulation Wizard for Simulink...

The Design Verification Company

Add New Architecture...

🗟 View Source

Set as Top-Level
Generate TestBench...

Edit Symbol

modulator (modulator)

Active-HDL also provides a feature to speed up a component instantiation. You can derive component instantiation for either VHDL or Verilog.

- Expand the library contents in the Design Browser and copy the instantiation to be used in either VHDL or Verilog source file using appropriate pop-up menu option.
- Go to the HDL Editor window and paste the instantiation using Ctrl+V keys or the Paste option from the pop-up

14

menu.	D. C.				Egpy Declaration	Ctrl+C
menu.	Preferences Category: Category: Advanced options Compilation VHDL Compiler Verilog Compiler Simulation Debugger Memory Management Advanced Dataflow Generation VHDL Case File Headers Copy Instantiation VHDL Verilog Editors HDL Editor Block Diagram Editor State Diagram Editor	VHDL Instance label: Label1 Prefix:		Note : Th actuals m of the ins customize	Copy VHDL Instantiation Copy Verilog Instantiation e instance labe apped to the p tance can be	k el and
ww.aldec.com	Waveform Editor	Default OK	Cancel Apply	1		DEC

Design Entry Methods

Creating HDL Graphical Modules

Part 2



www.aldec.com

2. Top-Down Design Concepts

- Start by creating a top level diagram
- Push into individual symbols
- Select your preferred design entry tool:
 - BDE Block Diagram Editor
 - HDE HDL Editor
 - FSM Finite State Machine Editor
- Create the source code
- Compile the entire design sources



2.1 Creating at Top Level Block Diagram

In this section we will implement the top level Block Diagram file to familiarize you with the basic concepts of the Block Diagram Editor. We will also create a State Machine module **Control** using top-down design methodology.

- To create the new block diagram, double click on Add New File from the Files tab on the Design Browser
- Select Wizards tab and double click Block Diagram Wizard Note that you can also create an empty skeleton file by selecting Empty Files tab in the Add New File window.
- Click Next >
- Type Top_Counter in the first box in the New Source File Wizard - Name window and click Next >





2.1 Ref. A The Design Wizards

Design Wizards simplify the creation process guiding you through the initial stages of design development. Using design wizards, you will create skeleton files with little effort.





www.aldec.com

2.2 Creating the Top Level Block Diagram

- Define the following ports of the **top_counter** block diagram: Input Ports:
 New Source File Wizard - Ports
 - START
 - RESET
 - CLK
 - Output Ports:
 - Q [3:0]
- Click Finish



Block Diagram Editor (BDE) screen with an empty diagram will appear.

See ref. B for more details





2.2 Ref. A Design Wizard - Ports

- To add a port, click the **New** button and type the name of the port.
- To change a port type, click the radio buttons in the **Port direction** box. There are four types:
 - In
 - Out
 - Inout
 - Buffer
- To remove any port, click its name on the list and click the **Delete** button.
- To create a bus, add a new port name and click the **Array indexes** arrows to specify the bus width.



2.3 Creating the Top Level Block Diagram

• Click the **Fub** button on the BDE toolbar and create fub to the right of the START, RESET and CLK and input port symbols by clicking in the one corner of the fub and dragging to the opposite corner.

The fub you are drawing should look like this:



NOTE: A **FUB** is a symbol `in the process of creation' and can be converted to a regular symbol when completed. The main difference between a fub and a symbol is that you can have multiple instances of the same symbol, but only one fub.



2.4 Creating the Top Level Block Diagram

 Click the Wire button horizontal wires from the START, RESET and CLK input port symbols to the U1 fub;

* please note that three input pins are automatically created in the fub

- Hit **Esc** key to return to Select mode
- Double-click "Fub1" label below the fub and change fub name to **CONTROL**
- Right click in the fub body and select **Edit** to switch to Edit mode





2.5 Creating the Top Level Block Diagram

- Drag Out pin from the Add New Pin window to the fub and drop it on the right-hand edge to create Pin1; repeat dragging to create Pin2
- Double-click **Pin1** and change its name to **Clock**
- Double-click Pin2 and change its name to RST
- Click outside the fub and answer Yes when asked if you want to save changes to the fub





www.aldec.com

2.6 Creating the Top Level Block Diagram

• The completed fub should look like this:

(we will fill the fub contents after completing our top level block diagram)

We can now proceed to placing the remaining symbol on the top_counter block diagram. To place the symbol from the library, we will use the Symbol Toolbox window.

To open it, use the **Show Symbol Toolbox** button **•** .







2.7 Creating the Top Level Block Diagram

- The **Symbol Toolbox** contains compiled units without symbols. The symbol is generated "on-the-fly" when you select the unit you want to use. However, you can add the symbols from other libraries or use **Built-in symbols** right away.
- Right-click the empty space and select the **Select Libraries** option from the pop-up menu.
- In the **Libraries** window, check which libraries you want to use in the current design. Accept the changes by pressing the **OK** button.





2.8 Creating the Top Level Block Diagram

- Drag the counter symbol to the diagram window and drop it to the right of the **Control** fub.
- Use the Wire button 1 to draw the following connections:
 1. from the Clock output port of the Control symbol to the CLK input of the Counter symbol
 - from the **RST** output port of the **Control** symbol to the **Reset** input of the **Counter** symbol
- Hit **Esc** to return to the Select mode
- You can rename wires by double-clicking on them and typing a new name in the **Segment** box in the **Wire Properties** window. Please rename:
 - wire drawn in point 1 above to **CLOCK**
 - wire drawn in point 2 above to RST



2.9 Creating the Top Level Block Diagram

- Use the **Bus** button **L** to draw the following connection, from the Q(3:0) output port of the Counter symbol to the Q(3:0) port of the block diagram
- Hit **Esc** to return to the Select mode
- You can rename buses by double-clicking on them and typing a new name in the Segment box in the **Bus Properties** window. Please verify if the bus has the same name and range as the output of the **Counter** symbol.



2.10 Creating the Top Level Block Diagram

The completed top_counter block diagram should look like this:



- Please save and close the diagram
- Create the Functional folder, drag the top_counter block diagram to the Functional folder in the Design Browser window and reopen it
- **Note:** Symbols placed on diagrams can contain other block diagrams, state machines or HDL files.



2.10 Ref.A Design Rule Checking

- DRC formally verifies the correctness of connections between symbols on the diagram. Errors are reported in the Console window. You can change the severity level of an error in the Check Diagram Settings window (in the Diagram menu).
- You can customize these settings to be more or less restrictive according to your preferences.

Check Diagram Settings	? 🛛
General Nets Unconnected VHDL Specific Verilog Specific	
Duplicated instance names	Error 💌
Unnamed bus taps	🗶 Error 💌
Compare symbols with contents	🥖 Warning 🗨
Inout terminal/pin connected with:	
Inout terminal/pin	🥜 Warning 💽
Source terminal/pin	y Warning 💌
Load terminal/pin	🖌 Warning 💌
Cutput to console	
OK Cancel	Apply Default



2.11 Creating Fub Contents

Create New Implementation

- Right-click on the Control fub in the top level block diagram and select Push
- Click State Diagram in the Type window
- The "Functional\ " text should be added automatically before the "Control.asf" in the File box
- Implementation Name: Control Type: HDL HDL 듁 Block Diagram EDIF Netlist VHDL Source Verilog Source State Diagram Code Code File C:\My_Designs\BottomUp\src\Functional\Control.asf Browse OK. Cancel

• Click **OK**

The Finite State Machine (FSM) editor window should open with an outline of our state machine.



? ×
2.12 Creating Fub Contents

Output ports of the machine can be either combinatorial, registered or clocked. Clocked outputs require "Two Processes" or "Three Processes" generation pattern. To select between these, right-click the port symbol and select the **Properties** option from the pop-up menu. You can also change the port type there.

Name: RESET	Type Std_Logic Bus Range Construction Allowed to be a set of the	
Default:	C Std_ulogic	
Input Clock Clock En	Integer Range	
C Output	orial C Boolean	
C Inout C Register		
C Buffer C Clocked	C User defined	ates
	OK Cancel A	.pply

www.aldeo

2.13 Creating Fub Contents

The FSM Editor is designed for behavioral descriptions of State Machines. The **Control** unit we are going to describe will be synchronous, so we must declare one of the inputs F_PATTERN in the diagram as our machine clock.

- Right click on the CLK port symbol in the Control state diagram and select **Properties.**
- Select the **Clock** checkbox in the Port Properties window.
- Click OK.
- Similarly create START as an input port, GATE and END_RESET as Registered Output

www.aldecports.

Port Properties		? 🛛
General Comment		
Name: F_PATTERN Default:	Type Std_Logic Bus Range Std_ulogic Std_ulogic O Std_ulogic	V A
 Input Clock Clock Enable Clock Enable	Bit Integer Range C Integer Solean Character User defined	Templates
	OK Cancel	Apply



2.14 Creating Fub Contents

- Using the FSM | State menu option or State S button in the toolbar, place three states on the diagram as shown in the picture.
- Don't worry if the state names on your diagram are different from the ones in the picture, we will be changing them anyway.





2.15 Creating Fub Contents

You can change a state name by right-clicking on the state, selecting **Properties** and typing a new name in the **General** tab of the **State Properties** window. If you are zoomed close enough, you can double click the old name and type the new name directly in the diagram.

- Change the first state name to **Idle**.
- Change the second state name to Open_Gate
- Change the third state
 name to end_cycle

State Properties	? 🛛
General Graphics Actions	Links Comment View Texts
Name:	Code:
☐ Default ☐ Trap	Enter state code value using binary format (e.g. 0101)
Hierarchical	🔽 State Codes Visible
	OK Cancel Apply



2.16 Creating Fub Contents

You can draw transitions between states by selecting **FSM | Transition** from the menu or **Transition** button in the toolbar and clicking the starting state, then clicking the target state.

- Draw transitions as shown in this picture.
- To draw a loop transition, click inside the same state twice.
- To change the shape of any transition, click on it and drag the handles.





2.17 Creating Fub Contents

You can define a reset state in your FSM by selecting **FSM | RESET** from the menu or **Reset** button \triangle in the toolbar, clicking close to the reset state to place the reset symbol, then clicking inside the state to draw the reset transition.

- Draw the reset symbol and transition as shown in this picture
- Make sure to set reset as "Asynchronous" by clicking the <u>A</u>
- To set the parameters of the reset signal, you must invoke the Machine Properties window by right-clicking on the rectangular frame surrounding the machine and selecting Properties







2.18 Creating Fub Contents

Click the Reset tab in the Machine Properties window and select:

Machine Properties

- Reset signal in the Name box
- Asynchronous in the Type box
- **High** in the **Active Level** box

You can specify more elaborate reset conditions by clicking **Advanced** & typing an expression describing the reset condition

Comment Synthesis Attributes View Texts Reset General State Register Defaults Select reset: Reset id: 037, State: Idle, Condition: [Reset='1'] Ŧ Name State Add Reset Reset Idle -Ŧ Active Level Type Asynchronous Hiah Synchronous C Low Advanced ÖΚ Cancel

- Click **OK**
- To change the machine name, switch to the General tab and type the name of the machine in the Name field.
- To set a trap or default state, you can switch to the **Defaults** tab. These states are used in cases when illegal conditions are met.



?

2.19 Creating Fub Contents

You can add conditions to the transitions by selecting **FSM | Condition** from the menu or **Condition** button =? in the toolbar, clicking the transition and typing the condition expression.

- Please add the following conditions:
 - Start='0' to the loop transition in the Idle state and to the transition from the END_CYCLE to the Idle state;
 - Start=`1' to the loop transition in the END_CYCLE state and to the transition from the Idle to the OPEN_GATE state;





2.20 Creating Fub Contents

Three kinds of actions can be specified for a state – entry, state and exit actions. Use **FSM** | Action | State from the menu, clicking inside the state and typing the expression(s) that should be executed in the state. STAR1 END_RESET GATE F PATTERN Add the following actions: GATE<= '0 SregO END_RESET<='1' RESET='1' START='0' to the Idle state **IDLE** GATE <= '0': END_RESET <= '1'; START='1 START='0 Similarly add action • statements for OPEN_GATE START='1' and END CYCLE states as GATE <= '0': GATE <= '1': END RESET <= '0' OPEN GATE END_RESET <= '0'; shown in Figure. END_CYCLE



2.21 Creating Fub Contents

- Save your state diagram by pressing
 Ctrl+S or choosing the button on the toolbar
- Right-click on the *Control.asf* file in the Design Browser and select the **Compile** option. Watch as the VHDL code is generated from the state diagram and then compiled
- Active-HDL automatically creates corresponding VHDL code for the state machine. To open the *Control.vhd* file in the HDL Editor window, double click its name.

Compile the top level block diagram



The Design Verification Company

www.aldec.com

top_counter.bde

•

2.22 Creating Fub Contents

- The HDL Editor window contains the code for the state machine and highlights the syntax to increase readability.
- You can also generate the structure for the code to ease navigation.
- For more details on the HDL Editor, please refer to the Bottom-Up Design Methodology course

```
z)== ={z = 😳 = 🔁 👘 📲
                                            日幕
                                             💽 👪 👪 📢 🕪 🌬 🌾 % 🎘 🚿
    🖻 💼 🗤 😪 👪 void
      SregO machine: process (F PATTERN, reset)
62
        begin
63
      F
            if RESET='1' then
64
                SregO <= IDLE;
65
                -- Set default values for outputs, signals and variables
66
67
                GATE <= 'O';
68
                END RESET <= '1';
69
      Ξ
            elsif F PATTERN'event and F PATTERN = '1' then
70
                -- Set default values for outputs, signals and variables
71
72
      Ξ
                case SregO is
73
                    when END CYCLE =>
74
      F
                         if START='0' then
75
                            Sreq0 <= IDLE:
76
                            GATE <= 'O';
77
                             END RESET <= '1';
78
      E
                        elsif START='1' then
79
                            Sreg0 <= END CYCLE;</pre>
80
                            GATE <= 'O';
81
                             END RESET <= 'O';
82
                        end if:
83
                    when IDLE =>
84
      F
                        if START='0' then
85
                            SregO <= IDLE;
86
                            GATE \langle = | 0 \rangle;
87
                             END RESET <= '1';
88
      F
                        elsif START='1' then
89
                             SregO <= OPEN GATE;
90
                            GATE <= (1^{+}; 1^{+};
91
                            END RESET <= '0';
92
93
                        end if:
      Ξ
                    when OPEN GATE =>
94
                         SregO <= END CYCLE;
95
                        GATE <= 'O';
                        END RESET <= '0';
```



2.23 Creating Graphical Process/Always

- The Process/Always elements introduce another level of abstraction in the Active-HDL projects.
- The Graphical Process/Always text blocks allow adding another form of the description in the designs that extensively employ block diagrams.
- By creating special text blocks representing VHDL processes or Verilog always blocks, statements can be placed directly on a block diagram in the same way as other typical HDL statements.
- They can be edited and connected with other objects on a sheet and the list of signals/nets attached to the symbol is automatically updated and displayed within the object frame visible in the block diagram window.
- *Graphical Process* and *Graphical Always* can be edited directly in the Block Diagram Editor window or in the standalone HDL Editor window.

<pre>Decode : process (en, sel) begin if en =1' then case (sel) is when "00" => one_hot<="0001"; when "01" => one_hot<="0010"; when "10" => one_hot<="0100"; when others => one_hot<="1000"; end case; else one_hot<=(others=>'7');</pre>	Decode	
	sel(1:0) Decode : process (en, sel) begin if en ='1' then case (sel) is when "00" => one_hot when "01" => one_hot when vitor => one_hot when others => one_h end case; end case;	<="0010"; <="0100"; hot<="1000";



2.24 Objects View

- The **Objects View** option allows you to view, sort and change properties of all objects defined in a block diagram e.g. terminals, signals, generics, parameters, statements.
- The objects listed within this window can be put in the userdefined order by using the drag and drop technique.
- They can also be sorted in ascending or descending order or with the default settings.
- The final order applied by the user is used while generating a code.
- Additionally, the **Objects View** window allows the user to follow signals/net and processes specified on block diagrams.



The Design Verification Company

2.25 Multiple architectures support

- The Block Diagram Editor allows the user to generate the VHDL code that contains an **architecture body only.**
- This way, you different implementations (several architectures) for the same entity can be created and used.

* C:\Wy_DesIgns\Samples_63\PCorell051\src\48051_exp.bde	Code Generation Settings ? 🗙
Ele Ext Seach Vew Workson Despin Sinulation Diagram Tools Window Belo	
.	Poge 1/1



2.26 Visible Port Direction

- The purpose of this feature is to make the port direction visible on a block diagram.
- It makes the analysis of a block diagram easier especially when it contains a large number of complex symbols that have different types of ports located on the left and right side of the symbol.



2.27 Cross-probing between Block Diagram Editor and generated HDL code

- The Show in Generated Code is available in context menu of selected object in the block diagram window.
- The Block Diagram Editor supports cross-probing between a diagram and the generated code.
- It allows to link diagram objects (e.g. wires, buses, components, graphical processes / always , other HDL statements) with the HDL code and to see the declaration of the selected object from a diagram directly in the code.



2.28 Bitmap support

 The Block Diagram Editor allows the user to place on a block diagram a picture (e.g. company's logo) from the bitmap file

The Block Diagram Editor supports the following picture formats:

- Bitmap files (*.bmp)
- Windows Metafile files (*.wmf)
- Enhanced Metafile files (*.emf)





2.29 Comments for diagram elements

The Block Diagram Editor | X B B | ∽ ∽ Q Ø Q Q Q Q Q B P B S X allows users to add comments for each class of block diagram elements. The terminals, wires, ∙Start⊺ buses, symbols, and fubs LK Q(3.0 Reset Reset can be described with RST сік additional text on the Control object properties Comment tab. The comments appearing <u>- b z u A - & - 1 - -</u> on diagrams as well as in ₽top counter...



the generated HDL code are very helpful while documenting or during the analysis of complex designs

2.30 Add Stubs feature

- The Add Stubs option automatically adds wires and/or buses to unconnected ports of the symbol and assigns them names proper for individual ports of the symbol.
- This significantly speeds up the process of creating interconnect using *named assoctiation*.

. . .

ι.	J1:				na ana ang	U	1	•	
		Pus <u>h</u>	Enter	тс	ON(7:0)				· ·TFP · ·
+	TCON(7:0)	Edit Edit Symbol in Separate Wi	Ctrl+E ndow	ТМ	OD(7:0)		TCON(7:0) TFP		h0a(7:0)
+	TMOD(7:0)	Replace Symbol Convert Fub to Symbol		h h	0(7:0)		TMOD(7:0) h0a(7:0)		h1a(7:0)
+	h0(7:0)	Compare Symbol with Cont Add to Wayeform	ents		1(7:0)		h0(7:0) h1a(7:0)		10a(7:0)
+	h1(7:0)	Add to Advanced Dataflow Add to Adv. Dataflow Recu			0(7:0)	⊢	h1(7:0) I0a(7:0)	•	·I1a(7:0)
+	10(7:0)	Add Stubs Add Probes On All Pins			1(7:0)	H	10(7:0) 11a(7:0)	•	tcona(7:0)
+	11(7:0)	Show in Generated Code	F3		ort3(7:0)	H	l1(7:0) tcona(7:0)	+	
+	port3(7:0)	∦ Cut ≌⊇ ⊆opy	Ctrl+X Ctrl+C			⊢	port3(7:0)		
→	s	Paste Duplicate	Ctrl+V Ctrl+D		S S	⊬	s		
I.T	imer		Delete						
	inner	Q Zoom to Selection	Home			H	mer		

The Design Verification Company

Design Entry Methods

Creating HDL Graphical Modules

Part 3



3. State Diagram Editor features

- Multiple architectures support
- Code Generation Settings
- HDL code editing
- Asynchronous machines
- Multiple reset support
- Transition Auto Priority
- Junction
- Convert to Hierarchical State
- State register port
- Synthesis Attributes
- Export to previous ASF format
- Report file generation



3.1 Multiple state machines

- The Active-HDL State Diagram Editor allows the user to describe the lacksquarebehavion of a design unit using multiple concurrent state diagrams in one document. Enthic black_c Architecture: black o arch
- The space on the diagram • has to be partitioned and the New Machine menu option will create a frame for the new state machine.





www.aldec.com

笃 State

3.2 Multiple architectures support

- The State Diagram Editor allows the user to generate the VHDL code that contains an architecture body only.
- This way you can create and use different implementations (several architectures) for the same entity.

	Code Ge	neration Settings	;		? 🔰
	General	Design Unit Name	Design Unit Header	Synthesis Attributes	Variables
_					
	Entity:		Control		
	Archite	cture:	Control_optimized		
1	Ger	nerate Architectures C	Inly		
2 0 0	and the second s	and the second se	R 1 4 10 1 13 "	-	
	std_logic_11 std_logic_ar			1	
use IEEE.	std_logic_un	signed, all;			
architect	ure Control_	optimized of Control	10		
SYMBOL	IC ENCODED a	tate machine: Sreg0			
	O_type 15 (ware Count			
11	Run, Idle, E	ver_come		n -	
- attrib	ute enum end	oding of Sreg0_type:	type is enum_e		
signal Sr	egO: SregO_t	Abet			
begin					
- concur - diagra		assignments			
1.					
- Machin	er Szeg0				
		s (CLK, reset)			
begin	urne: broces	a long' repeat			
if Reset=					
0053C	<= Idle;	They for semistand .	miputs/signals and fo		
	C Dezapit Pa	and the regardeness (😸 ОК 📔	Cancel



3.3 Code Generation Settings

Code Generation Settings dialog:

- To generate a code from a state diagram, you can set several HDL styles.
- You can decide whether to use the *if* or *case* statements in the state register description.
- Additionally, you can choose the final form of your state machine logic, that is, whether it will be described by using one, two, or three processes.
- Users can control the header and comments insertion in the generated code.
- The State Diagram Editor allows you to choose the clock specification in the generated code.
- Diagram Editor The State allows designers to use blocking or non-blocking assignments in the generated code.

Code Generation Settings

General Design Unit Name Design Unit Header Synthesis Attributes Variables

HDL Style

Case

Common Generate Comments

Size: 4

Add missing semicolons

O IE Use spaces instead of tabs

One Process C Two Processes

O Three Processes

? X

└ Verilog	-VHDL
Defining states use:	🔲 Omit empty "when others" case
🖲 `define 🛛 🔿 Parameter	Use SHARED variables
Assignment type:	Strictly follow IEEE 1076-1993
Non-blocking C Blocking	Clock generation
Enable Verilee Dever	C Rising_Edge/Falling_Edge
Enable Verilog Parser Add currstate_ prefix	CLK'event and CLK=value
	Defining states use:
	Enumeration types
	C Subtypes & Constants
	OK Cancel
	OK Cancel



3.4 HDL code editing

The Design Verification Company



3.5 Asynchronous machines



3.6 Multiple reset support

The Design Verification Company

• The State Diagram Editor allows the user to specify several reset signals in state machine projects.



3.7 Transition Auto Priority

The Design Verification Company

 The Transition Auto Priority option has been enabled in the State Machine Editor. If several transitions come out of one state, their priorities will be assigned automatically. It allows the user to avoid the ambiguity in the machine's behavior in case two or more conditions are met at the same time.



3.8 Junction

- The *Junction* is an additional graphical ⁴ object that simplifies the creation and analysis of state diagrams.
- Junction is a "connector" that enables a set of transitions to be replaced by another reduced set of stateto-state transitions.
- The less transitions on a state diagram, the easier its evaluation is.





3.9 Convert to Hierarchical State

The Design Verification Company



3.10 State register port

Madula: OONTDOI

Contents of the state register can be passed to a combinatorial output vector. This is useful when creating Full Moore machines and for debugging purposes as well.

					MUDULE, CONTROL
Machine Propert	ies		//diagram ACTION	S CLK	GATE DEND_MEASURE DENABLE State_vector[2:0]
Comment	Synthesis Attrit	butes	View Texts		
General	State Register	Reset	Defaults	A	GATE = 1'b0;
Selected port sh have proper type Combinatorial) a Option is enable	ort. The state register w rould be of the range th e (Std_Logic (VHDL) o nd it should not be use ed for Verilog and VHDI stants'' in Code Gener 0]	hat allows encod r Logic (Verilog), ed for any other p L ("Defining state ation Settings mu	ing all states, purposes. es use: ust be	RESET	END_MEASURE = 1'b1; ENABLE = 1'b0;
	OK	Cancel	Apply		

The Design Verification Company

3.11 Synthesis attributes

Synthesis attributes can be added to the generated HDL code to better control and improve FSM synthesis results.

- Enable Synthesis Attributes and choose the tool you would like to use for syntesis in Code Generation Settings
- Select the appropriate values for attributes supported by your synthesis

Machine Properties

tool.

www.aldec.com

sinne i rope	11199				
General	State Register	Reset	Defaults		
Comment	Synthesis Att	ributes	View Texts		
Selected Synth	esis Tool: Synplicity Syn	plify Pro 7.x			
Attribute			Value		
SYN_ENCOD	ING		Disable		
SYN_STATE_		True			
SYN_PRESE	RVE		False		
SYN_ENUM_	ENCODING (ver. 7.3.1)	or later)	Enable		
<					
			1.1		

OK.

Cancel



The Design Verification Company

3.12 Report file generation

- The State Diagram Editor generates the documentation for a state machine project.
- The ASF Report is an auxiliary tool that gathers complete information about the created state machine.
- It contains details of port types, structure of the design hierarchy tree, specified reset signal(s) and active clock's edge, headers, etc.

ASF Report File - Bjack c.asf Created on Mon Feb 07 16:34:47 2005 Source file: C:\My Designs\Samples 63\Bjack\src\Bjack c.asf Target HDL: VHDL Entity : bjack c Architecture: bjack c arch Show hidden items Design Unit Header: library IEEE; Set Target HDL... use IEEE.std logic 1164.all; use IEEE.std logic arith.all; use IEEE.std logic unsigned.all; Code Generation Settings... 💝 🖡 Generate HDL Code Ports : BUST (Output port, Combinatorial, Type: Std Logic) 🐸 View HDL Code CARD[3:0] (Input port, Type: Std Logic) CLOCK (Input port, Clock signal, Type: Std Logic) HAND[4:0] (Output port, Registered, Type: Std Logic Testbench Generation Settings... HOLD (Output port, Combinatorial, Type: Std Logic) NEW C (Input port, Type: Std Logic) 😻 Generate Testbench NEW G (Input port, Type: Std Logic) NEXT C (Output port, Combinatorial, Type: Std Logic Wiew/Sort Objects... Signals: Total[4:0] (Registered, Type: Std Logic) ASF Report State Machine: BlackJack Machine type: synchronous. Clock Signal: CLOCK, Active Edge: Rising Encoding: Encoded One-Hot Unsatisfied Conditions: Hold Illegal States: Don't care Variables: Ace (Type: Boolean) Hierarchy Tree: C:\My Designs\Samples 63\Bjack\src\Bjack c.asf State Machine: BlackJack | H1 😻 bjack c.asf 💒 asf report fil.



Efficient Design Management

Part 4



4.1 Efficient Design Management

- Set up Designs Using Wizards in Design Browser
- Archive Designs
- Create Revisions
- Use Library Manager:
 - Browse Libraries
 - Add New Libraries
 - Update Existing Libraries
- Create Macro Command Files
- Use Tcl/Tk, Perl and VBasic Scripts
- Add External Tools to Active-HDL
- Plug in IP Cores
- Using Source Control



4.2 Using Design Browser

The Design Browser is a tool designed for managing the attached design resources.

- Add, remove, view, modify, or perform another specific operation on the resource files.
- View the contents of the libraries present in the current design.
- View the elaborated structure of the currently selected simulation top-level design unit.
- View objects defined within specific regions of the simulated design units.




4.3 Using Design Browser

The **Design Browser** window includes three tabs:

- The **Files** tab shows resource files attached to the design and displays the contents of the default working library.
- The **Structure** tab shows the hierarchical structure of the top-level design unit, along with objects defined within the currently selected design region.
- The **Resources** tab displays resource files sorted according to file types.





4.4 Design Browser - Files Tab

The **Files** tab shows resource files attached to the design and displays the contents of the default working library.

- The <u>design contents</u> are displayed as an expandable hierarchical tree. Each file is represented by a separate icon. Branches with source files can be expanded to show design units (except packages and package bodies) contained within them.
- <u>Resource files</u> can be grouped in hierarchical folders. Folders displayed on the **Files** tab correspond to file folders residing in the folder **\$DSN**\ **Src** where **\$DSN** denotes the current design folder.
- The lower part of the tree shows the <u>default working library</u> branch with compiled design units. Each design unit type is represented by a specific icon.



4.5 Design Browser - Files Tab Resource File Types

This chart shows the available resource file types with their default file extensions and icon images:

a	Active-HDL workspace file	AWS
Ē	Active-CAD project	PDF
1881	Active-CAD test vector	ASC
Ē	Active-HDL design file	ADF
ŝ	Advanced Dataflow file	ADC
л	ASDB Simulation Database/Configuration file	ASDB, AWC
1	Basic script	BAS
₽	Block Diagram Editor file	BDE
8	C/C++, Handel-C file	C, CC, CPP, CXX, H, HH, HPP, HXX, HCC, HCH
DLÌ	C/C++ Configuration file	DLM
C	Configuration file	VHD
٩	Dynamically-linked library file	DLL
Ø	Drawing	AFC

5	EDIF netlist	EDF, EDN, EDO	
۲.	EDIF schematic	EDI, EDS	
	Folder	-	
	External file		
DK	Handel-C project file	HP	
۲	HTML document	HTM, HTML	
1011 001	List file	LST	
	Macro file	DO	
Щ	Memory Viewer file	MEM, HEX, MIF	
2	Perl script	PL, PM	
S	SDF file	SDF, SDO	
8	State Diagram Editor file	ASF	
0	Symbol sheet	BDS	
76	Tcl script	TCL, TK	
≡	Text file	TXT	
a	Verilog source code	V, VEI, VEO, VCD, VO, VM, VMD, VLB, VLG	
1	Verilog testbench	V, VEI, VEO, VCD, VO	
8	VHDL source code	VHD, VHDL, VHQ, TVHD, VHO, VHM, VHI	
1	VHDL testbench	VHD, VHDL, VHQ, VHO	
۲.	Viewlogic schematic	1	
然	Waveform file List file (waveform format compatible) Verilog Value Change Dump file Extended Verilog Value Change Dump file	AWF, LST, VCD	
두	XNF netlist	XNF	



4.5.1 Design Browser - Files Tab File status display

It is very easy to recognize whether your source file is controlled by an external revision control system and what Active-HDL status your source has while working with it.



The Design Browser-Files tab distinguishes sources and their status in the source revision control systems as follows:

- the sources checked out are displayed in blue,

- the sources located in the Source Revision Control system but not checked out yet are displayed in black,

- the sources excluded from compilation are displayed as italics,

- the sources not added to the Source Revision Control system are displayed in gray.



4.5.2 Design Browser - Files Tab Compilation Order



Active-HDL provides dedicated dialogs that allow to precisely specify the order the designs and files within these designs will be compiled in.

Workspace Compilation Order allows you to modify (by using drag&drop) the order the designs added to the current workspace will be compiled. The order can be preserved and saved in a macro file and then used in the batch mode compilation.

The **Design Compilation Order** dialog box is similar to the **Workspace Compilation Order** window but it allows you to change the order of HDL source files being compiled within the design. In this window, by dragging and dropping sources, you can specify the order used during the compilation of the active design.



4.5.3 Design Browser - Files Tab Design Unit Types

The branch of the tree headed by the library icon **b** shows design units stored within the default working library. Unlike the **Library Manager**, the **Files** tab shows only those units that can be selected as top-level design units for simulation.

- VHDL design entity-architecture pair
- VHDD entity without architecture
- Configuration declaration
- Verilog module
- SystemC module
 - EDIF cell
 - Architecture body

The Design Verification Company

D

Ĥ

4.6 Design Browser - Structure Tab

The Structure tab is comprised of two parts.



- The <u>upper part</u> shows the hierarchical structure of the top-level design unit.

- The <u>lower part</u> displays HDL objects defined within the selected design region with their value.

The hierarchical structure is a result of elaboration of a design and consists of *blocks* and *processes*.

Icon description	VHDL	Verilog	EDIF	SystemC
These icons represent blocks.	✿ component ➡ built-in symbol	 module primitive UDP 	🗣 cell	🕫 module
These icons represents concurrent statements.	ø	Ð		
This icon represents packages used by the currently elaborated active design.	P			



4.6.1 Design Browser - Structure Tab

The hierarchical structure resulting from elaboration of a design consists of *blocks* and *processes*.

After the compilation the "Top-Level" unit is detected.

- A <u>block</u> results from elaboration of one of the following concurrent statements:
 - Block statement
 - Generate statement (zero, one or more blocks may result)
 - Component instantiation statements
- A <u>process</u> results from elaboration of one of the concurrent statements.
 - Process statement
 - Concurrent procedure call statement
 - Concurrent assertion statement
 - Concurrent signal assignment statement



4.6.2 Design Browser - Structure Tab

The following icons are used for HDL objects on the object list in the lower part of the **Structure** tab:

VHDL	Verilog	EDIF	SystemC
▶ port of mode in	▶ input port	🕞 input port	▶ input port
• port of mode out	💩 output port	🕳 output port	💩 output port
• port of mode inout	🕳 inout port	🕳 inout port	
⊣⊢ port of mode buffer			
 port of mode linkage 			
₁r signal	🖛 net	⊪ rnet	
V= variable	R= register		
C= constant			
G= generic	P= parameter		
F= file			

You can choose which columns are to be displayed. To do this, rightclick the columns header and check the columns you want to view.

	Name	Туре	Value	Last Value	Last Event Time	^
!	CLKIN	std_logic		0	310ns	=
	RESET	std_logic	0	1	45ns	
	🛨 🖻 N	std_logic_vector(3 downto 0)	0	U	Ofs	
	CLKOUT	std_logic	0	U	Ofs	
1	🏧 CLKINn	std_logic	0	1	310ns	
	₽ q0_int	std_logic	1	0	240ns	~



4.6.3 Design Browser - Structure Tab Multiple architectures and configuration support

You can create several architectures for the same entity and easily prepare configuration declaration for your design.



www.aldec.com

4.7 Design Browser - Resources Tab

The **Resources** tab shows resource files existing in the design sorted by their extension. The files are displayed in *resource folders*. For each resource folder you can define:

- Folder name.
- Set of file extensions. The resource folder will include resource files with matching extensions only.
- File folder to be scanned for resource files. The Design Browser will scan the contents of the specified file folder and all of its subfolders. You can specify a folder that does not belong to the current design.

NOTE: Resource folders have nothing to do with file folders. They exist only on the **Resources** tab of the Design Browser.



4.8 Archiving Designs and Workspaces

Active-HDL provides you with a Wizard that lets you pack all design or workspace contents into one ZIP archive.

- To pack your design use the Archive design option from the Design menu or Archive Workspace from Workspace menu.
- Select the destination directory and some comments if you wish.
- Active-HDL adds all design files and lets you specify additional files.
- Archive the Workspace or Design contents by clicking the Start button.
- After the design has been archived, you can send it via e-mail.

Note: You can extract designs using any program supporting ZIP compression format.



4.9 Creating Revisions

For safety reasons you can create backup revisions of your design. To speed up the process, Active-HDL offers you the Backup Revision wizard.

- To backup your design, select the **Backup Revision** option from the **Design** menu.
- Type the revision name and a comment.
- Start the process by clicking the **OK** button.

Backup Revision		? 🔀
Label:		
ver 2.0		
Comments:		
Release to Market		 >
Backup folder:		
C:\My_Designs		
	0K	Cancel

Note: Each revision is identified by its number assigned automatically during creation of a revision.



4.10 Restoring Revisions

When you need to restore one of the previous revisions, use the **Restore Revision** option from the **Design** menu.

Restore C:\My_

> Version VER00 VER00 VER00

- To restore your design from a previously saved revision, select the **Restore Revision** restore option from the **Design** menu.
- Select the revision.
- Start the process by clicking the **OK** button.

			Design Simulatio	n <u>W</u> aveform	<u>T</u> ools	<u>W</u> indow	Help
			<u>Add Files to D</u> <u>Add Current E</u> <u>Add Current E</u>	-			
			 Compile Compile All Compile All wit Analyze 	h File Reorder			
e Re	vision		Design Compil	ation Order			
folde: Desig			<u>B</u> ackup revisio				
-		Data	Restore re <u>v</u> isi Archive Desig			7	
n 11 12 13	Label ver 11.1 ver 1.4	Date 2004-09-24 16:31:58 2004-09-24 16:32:09	Restore Desig				
13	ver 2.0	2004-09-24 16:33:35	Release to M	arket			
	OK	Delete	Cancel				
	OK	Delete	Lancei				
		1	1-1	AI		E	1

4.11 Library Manager

Library Manager is designed for managing HDL libraries. It allows you to perform the following operations on libraries and their contents:

Secondary Unit Name Source Type

control

counter

top_counter

Create new libraries and setting up the working mode.

Unit Name

E control

E counter

E top_counter

- Attach, detach and delete libraries.
- Edit logical names of libraries.

File Edit Search View Workspace Design Simulation Library Tools Window Help

ACTEL VERILOG LIBRARY

POST P&R TIMING SIMULAT

XILINX CPLD VHDL LIBRARY

POST P&R TIMING SIMULATION LIBR

POST P&R TIMING SIMULATION LIBRAR

ALDEC LIBRARY WITH PROCEDURES FC

POST P&R TIMING SIMULATION LIBRAR

POST P&R TIMING SIMULATION LIBRAF

POST P&R TIMING SIMULATION LIBRAR

POST P&R TIMING SIMULATION LIBRAR

POST P&R TIMING SIMULATION LIBRAR

FUNCTIONAL LIBRARY FOR ALTERA DE

Mode Comment

Refresh, compact and empty libraries.



• View the contents of libraries.

Symbol

No.

No.

No.

Target Language

VHDL

💝 State diagram 🛛 VHDL

₽ Block diagram 🛛 VHDL

🗐 Source Code

- View the source code of specific library units.
- Delete specific library units.



www.aldec.com

🚺 Library Manager

Library

G 🛃 ex

G 😪 apexii

G 🧶 aldec

G 🛃 act 1

G 🛃 a500k

G 🛃 a40mx

G 🛃 a42mx

G 🛃 a54sxa

G 🛃 a54sx

G 🛃 act 3

G 🛃 act 2

G 👯 aim

G 😪 altera exemplar ALTERA

G 🛃 a3200dx

👖 bottomup

G 🛃 ovi 3200dx

🎁 🖍 👠 🧶 🕸 🛤

Vendor

ACTEL

ACTEL

ALTERA

ALDEC.

ACTEL:

ACTEL

ACTEL

ACTEL

ACTEL

ACTEL

ACTEL

ACTEL

ACTEL

XILINX

跖.

ĽΑ.

弜

4.11.1 Library Manager

The **Library Manager** window contains two panels. The <u>left</u> pane shows a list of currently attached libraries and their parameters. It has five columns:

- Library displaying the logical name of the library.
- Vendor
 - displaying library vendor
- Mode
- displaying the mode of the library:
 - Read/Write (R/W)
 - Read/Only (R/O)

• **Comment** - displaying an optional comment providing a short description of the library contents.

• **Directory** - displaying the library index file with the full path.

	Library	Vendor	Mode	Comment	Directory
		CHIPEXPRESS	%	CHIP Express VHDL SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cx4001_ram\cx4001_ram.lib
	🔬 cx4001_io	CHIPEXPRESS	%	CHIP Express VHDL SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cx4001_io\cx4001_io.lib
		CHIPEXPRESS	%	CHIP Express VHDL SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cx4001_core\cx4001_core.lib
		CHIPEXPRESS	%	CHIP Express VHDL SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cx5000_core\cx5000_core.lib
G	Cypress	CYPRESS	%	LIBRARY CONTAINING FUNCTIONAL COM	C:\Program Files\Aldec\Active-HDL 6.3\VLIB\cypress\cypress.LIB
G	😪 cyclone	ALTERA	%	POST P&R TIMING SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cyclone\cyclone.lib
G	🌏 cycloneii	ALTERA	%-	POST P&R TIMING SIMULATION LIBRARY	C:\Program Files\Aldec\Active-HDL 6.3\vlib\cycloneII\cycloneII.lib



4.11.2 Library Manager

The <u>right</u> pane shows library units within the library selected in the left panel. The panel contains the following columns:

- Unit Name displays library units contained in the selected library.
- Secondary Unit Name displays secondary unit name of library unit
- **Source Type** displays information about the type of the source document containing description of a specific architecture body. The available types are: **Source Code**, **Block Diagram**, **State Diagram**, and **EDIF Netlist**.
- **Target Language** Indicates the language of the source code from which the library unit was effectively compiled
- **Symbol** Indicates if the primary library unit has a block diagram symbol in the library
- **Simulation Data** shows whether a specific architecture body or EDIF module has simulation data (YES) or not (NO).



4.11.3 Library Manager

Library Units and Secondary Units are represented by the following symbols:

Language		Primary Library Units		Secondary Library Units
E		Entities Result from the compilation of entity declarations. An entity can be simulated only in conjunction with its architecture.	A	Architectures Result from the compilation of architecture bodies. An architecture describes the contents of the corresponding entity. A single entity can have several optional architectures.
VHDL	P	Packages Result from the compilation of package declarations.	в	Package Bodies Result from the compilation of package bodies. A package body is an extension of the corresponding package.
	с	Configurations Result from the compilation of configuration declarations.		-
Verilog	М	Modules Result from the compilation of ∀erilog modules.		
veniog	Pr	Primitives Result from the compilation of Verilog primitives.		
EDIF	D	Cells Result from the compilation of EDIF netlists.		
SystemC	S Result from the <u>compilation</u> of SystemC SC_MODULE modules and the <u>import</u> of selected modules to the current working library.			- -
-	 Empty Symbols Units of unspecified language, unspecified source type, and without simulation data 			-



4.11.4 Library Manager

When a VHDL package is selected in right panel, the Package Contents panel will appear. This panel contains the names of the declarations in this package.

The following icons are used to represent declarations within VHDL packages:

lcon	Declaration
f	function declaration
р	procedure declaration
8	component declaration
С	constant declaration
s	signal declaration
v	shared variable declaration



4.11.5 Library Manager

To work with libraries obtained from independent providers, add them in the **Library Manager** window.

- To add a new library in the Library Manager window, use the Attach Library command in the pop-up menu or click the *toolbar* button.
- In the **Open** window, navigate to the folder where the library is stored and select its name. Attach the library clicking the **Open** button.



Note: Standard libraries are attached to the list during installation. Active-HDL comes with precompiled standard libraries.



4.11.6 Library Manager

You can create new libraries from previously compiled designs. For this purpose use the **New Library Wizard**.

- Choose the Create Library option from the Library menu or click 💕 . This will start the **New** Library Wizard.
- Specify the source files for the library contents.
- Compile the library by clicking the **Finish** button.





The name specified here will be used as the logical name of the library. You can change the logical name



Select source files to be compiled into the new library. You can select HDL source files, block diagram and state diagram files.

The following files will be compiled into the new library:

Path	Contents
c:\my_designs\samples_63\mixed_desig	Verilog Source Co
c:\my_designs\samples_63\mixed_desig c:\my_designs\samples_63\mixed_desig	Verilog Source Co Verilog Source Co
c: \my_designs \samples_63 \mixed_desig	veniog source co

Add Files.

Cancel

Next > < Back



4.12 Creating Macro Command Files





4.12.1 Creating Macro Command Files

11

12

13

14

15

16

19

20

21

23

2.4

The fundamental macro commands are:

- comp compiles the given file
- **asim** simulates selected architecture
- wave adds signals to Waveform Editor
- run runs the simulation
- endsim terminates the simulation



* You can execute the macro command files in the **Design Browser** window by selecting **Execute** from the context menu.



acom gates.vhd acom bjack c.asf acom disp units.vhd acom bjack.vhd acom testbench.vhd # set top-level and initialize the simulator asim testbench TESTBENCH ARCH # invoke Waveform Viewer window, add signals to Waveform Mave wave GEN RES wave SYS CLK wave GEN CLK wave START wave BUST wave HOLD wave LEDS run 8720 ns endsim quiet off

4.12.2 Creating Macro Command Files

Active-HDL provides also a very convenient mechanism for automated generation of compilation macros for entire Workspace and Designs. These macros can be also generated for VSimSA standalone simulator for use in *batch* mode.

	Generate Macro This option creates a macro that allows you to compile source files of your the basis of either the design compilation order settings, the commands yo the command prompt, or the sequence of operations performed from GUI.		
Design Compilation Order The Design Compilation Order option allows you to define the default, the compilation order is based on a file order set in Du	Generated macro name : compile.do	Browse	
If the Synchronize Compilation Order with Design Browser File order follows the changes in the file order set in Design Brows mode. If this option is not checked then the design compilation orde the Design Browser window. Synchronize Compilation Order with Design Browser File I Order C C:\My_Designs\Samples_63\mixed_VHDL_Ve 1 C:\My_Designs\Samples_63\mixed_VHDL_Ve 1 Suc\and2.v 2 Nsrc\and3.v 3 Suc\and4.v 4 Sic\cb4ce.vhd 5 Nsrc\cc0.vhd 7 S Asrc\cCRV.edn 8 Asrc\cCRV.edn	Add to design Generate for batch mode Macro type : Generate compilation macro based on compilation order Generate simulation macro based on compilation order Save user command history from command prompt Save user command history from console.log Generate Cancel	Help g 7 edfco	signs\Samples_63\mixed_VHDL_Verilog_EDIF\src\compile.do
9 #> \src\filter.bde 10 Image: State and the	rder Generate Macro	9 acom	-dbg "\$DSN/src/pfdiv.vhd" -dbg "\$DSN/src/filter.bde" -dbg "\$DSN/src/testbench/filter1_functional_tb.vhd" -dbg "\$DSN/src/testbench/filte

www.aldec.com

4.13 Using Tcl/Tk Scripts

Tcl (Tool Command Language) is a simple yet powerful scripting language for controlling and extending applications. Tcl together with its Tk extension, provide a programming system for developing and using graphical user interface (GUI) applications.

A Tcl/Tk script is a text file containing a program created in the Tcl language.

• Tcl/Tk script can be either executed from **Design Browser** context menu or from the **Console** by entering the *runscript* command followed by the script file name:

runscript <scriptname> [<parameter value> ...]

Tcl/Tk scripts can provide the same functionality as the Active-HDL macro language.



4.13.1 Using Tcl/Tk Scripts

```
A Tcl script can call other scripts of any type (BASIC, Perl, Tcl), as well as a
macro command file. To enable this, the following line should be included in
the Tcl script file:
   package require ::aldec::scripter 1.0
To execute a BASIC script, use the following statement:
   ::aldec::scripter::ExecuteScript
                                                       runscript
   <script filename> <parameters>"
                                                           wm withdraw .
To execute a Tcl script, use the following statement:
                                                           ## BEGIN SETTINGS ##
                                                           wm withdraw .
                                                           package require mmedia
                                                           package require ::aldec::scripter 1.0
   source "<script filename>"
                                                           set dsn [::aldec::scripter::GetVariable "dsn"]
                                                           To execute a Perl script, use the following statement:
                                                           acom gates.vhd
                                                           acom disp units.vhd
                                                           acom bjack c.asf
                                                           acom bjack.vhd
   ::aldec::scripter::RunConsoleCommand
                                                           asim bjack structure
   "<script filename>" "<parameters>"
To execute the macro file, use the following statement:
```

::aldec::scripter::RunDo "<script_filename>"

The Design Verification Company

4.13.2 Using Tcl/Tk Scripts

Active-HDL comes with a *Modulator* example that employs a Tcl/Tk script to run an automated simulation. Tcl/Tk scripts are executed in Active-HDL similarly to the macro command files.

• Select the TCL/TK file in the **Design Browser** window, then choose the **Execute** command from the context menu.



www.aldec.com

The simulation is controlled from within the Tcl/Tk window by clicking appropriate buttons or sliding the

scroll bars.



4.14 Using BASIC and Perl Scripts

Active-HDL allows you to work with Perl and VisualBasic scripts as well.

- Perl and Basic scripts can be invoked from the **Design Browser** or from the **Console** window.
- To execute a script file in the **Design Browser**, add it to the design using the **Add New File** wizard. Then right-click on the script file and choose the **Execute** option from the context menu.
- In the **Console** window, enter the *runscript* command followed by the script file name:

```
runscript <scriptname> [ <parameter value> ...]
```

Note: In order to execute scripts from the Console window without necessity to use *runscript* command, *BASIC* scripts should be placed in the *Scripts* folder located in the Active-HDL home directory and *Perl* scripts should be stored in the *Scripts/Perl* subfolder.



4.15 Using Scripts

The Active-HDL command interpreter provides a few special features related to the string interpretation:

 Any string surrounded by brace brackets ({ }) is treated exactly as it looks. This is useful when you use values (for example, strings with spaces or other special characters inside) that would be normally misinterpreted:

set time 10" #this command will fail (# Error: missing ")

set time {10"} #this command will succeed

- The exclamation mark (!) sign preceding a string allows executing system shell commands. The Console window also allows users to execute system shell commands.
- set -- displays the Aldec's environment variables, while
- !set -- displays the system variables.





4.15.1 Using Scripts

 Any string surrounded by square brackets ([]) is treated as a valid Active-HDL macro language subcommand and executed in the first place. The result of the subcommand replaces the square brackets before the higher level command runs. This is used for nesting commands.

• The macro files can be easily created by using the GUI interface. Users can do this if the Commands transcript in the **Preferences** option on **Environment** | **Console** category is checked. When this option is checked, user actions are translated into the Active-HDL Macro Language commands and displayed in the Console window. Then, they can be copied and pasted to a new script file. In the future, this sequence of macro commands can be executed automatically as a script.





4.16 Interfacing External Tools

Active-HDL allows you to call external tools from within the environment. You can either create a new icon in the **Tools** menu for any executable file or call it directly from the **Console** window using **runexe** command.

- To set up a new icon in the Tools menu open the Preferences window and select the Tool category.
- Type the name for the program.
- Navigate to the folder where the executable file is located.
- The outcome of execution can also be re-directed to the Console Window
- Accept by clicking either **Apply** or **OK** button.

Preferences			?
Category:			
Environment	Tools		
Appearance	Menu commands:		
Tools			
- File Extensions	Toggle Coverage Viewer		_
- Windows	IP CORE Generator		
Console	Accelerated Waveform		
Flows	My useful tool		
- Advanced options	w		~
Compilation	<		>
- VHDL Compiler			
····· Verilog Compiler	Comment	C.W.(NDOV/Churchened and	
Simulation	<u>C</u> ommand:	C:\WINDOWS\notepad.exe	
Debugger	Arguments:	\$(CURDOC)	>
Memory Management	Initial folder:		
Advanced Dataflow	Inida folder.	1	
Generation	Prompt for argu	iments Tool icon:	Change
VHDL Case	· · ·	t into Console Window	Change
E File Headers	capitale output		
Copy Instantiation			
Editors ≟ HDL Editor	Default	OK Cancel	Apply
I ⊞~ HDL Eakol			



4.17 Interfacing External Tools

 To call an executable file from the **Console** window, use the **runexe** macro command with the following syntax

runexe file name

where the *file_name* is the name of the external program to execute.

 If you would like to see the executable output in the Console window use ! instead of runexe command.





4.18 Using IP Cores

With HDL Intellectual Property modules (IP cores) obtained from various providers, you can build your design faster and with less effort. IP cores usually come in the form of HDL code or EDIF netlist files. The following steps must be taken to utilize an IP core module:

- 1. Open an existing design or set up a new one.
- 2. Use the Add New File dialog.
- 3. Select the **Empty file** tab and click the **Add existing file** button.
- 4. Navigate to the folder where the IP core file is saved. Click its name.
- 5. Click the **Add** button.
- 6. Instantiate the IP core to use it in the current project.

Note: The remaining steps are identical with the typical design development process. See *Part 1 and 2.*



The Design Verification Company

4.19 Using IP Core Generator

Simple yet very useful IP modules can be also added to your design by using the **IP Core Generator** tool from the **Tools** menu.



version 7.3 IP Core Generator

IP CORE Generator Overview Getting Started Module Descriptions



4.19.1 Using IP Core Generator

The Design Verification Company

The **IP Core Generator** allows you to generate fully synthesizable and optimized VHDL or Verilog models.



4.20 Using Source Control

Source Control enables communication between Active-HDL and external Source Revision Control systems.

However, there are options that can be used or invoked from the Source Revision Control system only. To use such features, you do not need to leave the Active-HDL simulator to run your Source Revision Control tool. You can use the **Source Control Manager** option from the **Tools | Source Control** menu.

This option invokes your currently initialized Source Revision Control system directly from the Active-HDL environment.


4.20.1 Using Source Control

To benefit from the tight integration between Active-HDL Design Browser and your Source Revision Control software, you have initialize your source control service in Active-HDL first.

- Open the **Preferences** window from the **Tools** menu
- Select the **Setup** category
- Initialize the Source
 Control Provider

Category:		
Flows Advanced options Compilation VHDL Compiler Verilog Compiler Simulation Debugger Memory Management Advanced Dataflow Generation VHDL Case File Headers	Setup User Name: Mariusz Source Control Provider CVS SCC Provider	Initialize Provider Disconnect Provide Ad <u>v</u> anced
Copy Instantiation Editors HDL Editor Block Diagram Editor State Diagram Editor Waveform Editor Source Control Setup	Provider DLL: C:\Program Files\Aldec\Active-HDL 6.3	BIN\cvsscc.dll



4.20.2 Using Source Control

Now you can add your designs to Source Control System.



Open the Source
 Control submenu
 from the Tool
 menu.

 Select the Add Design to Source Control option.



4.20.3 Using Source Control

Now the **Source Control** submenu is available in the context menu of the **Design Browser**.

You can easily:

- Check-in or check-out a file
- Undo changes made after the last check-out
- Get the any version of file
- Show changes history
- Look for differences

Workspace 'mixed_YHDL_ Workspace 'mixed_YHDL_ Wixed_YHDL_Yerilog_EDIF	
Add New File	
Open	
Exclude from Compilation	
Remove	
🕼 Add file to design	
Design Compilation Order	
Check Syntax	-
◆ <u>C</u> ompile F11	
🔓 Analyze	
Scompile All)IF library
Compile All in Folder	
😓 Compile All with File Reorder	
Copy Ctrl+C	-
💼 <u>P</u> aste Ctrl+V	
🚰 Create New Folder	-
Rename	
Source Control	Add Design to Source Control
Properties Alt+Enter	
	Get Version
	++
	📌 Check <u>I</u> n
	🤌 Undo Check Out
	🗳 Show <u>H</u> istory
	K Show Differences
	Show Properties
	₽ [™] <u>R</u> efresh Status
	Add to Source Control
	x [™] Re <u>m</u> ove from Source Control



Design Verification

Running Simulation

Part 5



5. Simulation

Simulation steps:

- Compile the design
- Set the top-level architecture
- Open Waveform Editor
- Drag the signals
- Initialize simulation
- Apply stimulators
- Advance simulation
- Verify results
- Save simulation run



5.1 Compiling Designs

Open the *freq_meter* sample design. Before you start simulation, you must compile the design files to reflect the latest changes. Remember that saving the source file is not enough. Simulation is based on the entities compiled into the working library.

	Open						
Exclude from Compilation							
	Remove						
G.	Add file to design						
	Design Compilation Ord	ler					
	⊆ompile	F11					
₿.	Analyze						
٢	Compile All						
	Compile All in Folder						
	Compile All with File Re	order					
Ē,	⊆ору	Ctrl+C					
ß	<u>P</u> aste	Ctrl+V					
Ċ	Create New Folder						
	Rename						
	Source Control						
l 🔊	Properties	Alt+Enter					

To compile the design you can choose the **Compile All** or **Compile All in Folder** options from the pop-up menu in the **Design Browser** window. You can also call the same commands from the **Design** menu.

Note: The Compile All with File Reorder command automatically compiles all design files in the specified compilation order.

G,	Add Files to Design
٩,	Add Current Document
جه	Compile
(Compile All
٩	Compile All with File Reorder
₿.	Analyze
	Design Compilation Order
	Generate Macro
	Settings
	C/Handel-C Code Debug Settings
	Flow Settings
	Clear Implementation Data
1×	⊆reate Library…
	Merge Design Source Files
	Backup revision
	Restore re <u>v</u> ision
	Archive Design
	Restore Design
t	Hierarchy pop
	Compare Document with Symbol
	Update Symbols
	Update Diagrams
	Change Library
	Change Target HDL
	Update Interface in Additional Architecture
27	

5.2 Setting top-level



Simulation is carried out for the selected library architecture called *top-level* architecture.

- To choose a top-level architecture, expand the working library in the **Design Browser** window.
- Select the architecture and choose the Set as Top-Level option from the pop-up menu.



5.2 a Setting up the Standard Waveform Viewer

To set up the Standard **Waveform Viewer** to observe simulation results please choose **Tools** -> **Preferences** from the main menu. In the Preferences window, scroll down and highlight **Waveform viewer/Editor** and make sure that "Standard waveform viewer/Editor" is selected.



The Design Verification Company

5.3 Opening Waveform Editor

Simulation results are displayed in the **Standard Waveform viewer** that is a tool designed to observe simulation results as timing waveforms.



5.3 Ref.A Waveform Editor





5.4 Adding Signals



To see the results of simulation, you must add the signals to the Waveform Editor window. You can either drag them from the **Design Browser** window or use the **Add Signals** window.

• In the **Design Browser** window, switch to the **Structure** tab and select a particular component.

• Select the signals and drag them to the **Waveform Editor** window



5.5 Adding Signals

To add signals using the **Add Signals** window, click the **b** toolbar icon or select the **Add Signals** option from the pop-up menu.

- Select a component from the design structure
- Select the signals
- Click the Add button
- Close the window by clicking the Close button

Add Signals				? 🗙
h h h h h h				
/U2/		2 object(s)		
Name	^	Name	Value	
🖙 🛟 Root : freq_top (freq_top)		🛨 🖻 HEX	6	
🛱 🛟 U0 : control (control_arch)		🛨 🗝 LED	02	
└─️ Sreg0_machine				
⊕ 🔁 U2 : hex2led (hex2led)				
⊕ 🔁 U3 : hex2led (hex2led)				
⊕ 🔁 U4 : hex2led (hex2led)	_			
⊕ 🔁 U5 : hex2led (hex2led)				
- P std. standard	~			
□ <u>S</u> ave view information				
			A <u>d</u> d <u>C</u> lose	e

Note: You can add signals individually by selecting their names and clicking the **Add** button.



5.6 Adding Signals

You can also drag a component from the **Design Browser** window to add all of its signals to the **Waveform Editor** window.



lame	Value	0 ps - 20 -	а с 4 <u>0</u> с т с	60 × 1 × 80 × 1	- 100 i - 12	0 i i 140	n
™ Sreg0	end_cycle						
► F_PATTERN	U						
► RESET	U						
► START	U						
END_RESET	U						
🗢 GATE	U						
		. 1			1		

 Select any component and drag it to the Waveform Editor. Notice that all the signals are automatically added.



5.6 Ref.A Removing Signals

To remove the signal from the **Waveform Editor**, select the signal name and press the **Delete** key or choose the **Delete** option from the pop-up menu.



 Select any signal and press the Del keyboard key. This signal should be removed from the current waveform window.



5.7 Initializing Simulation

The **Initialize Simulation** command in the **Simulation** menu launches elaboration and initialization of the simulation model.

During elaboration, the simulator loads design entities and builds the simulation model in the computer memory. During initialization, all objects in the model (signals, variables, etc.) acquire their initial values (either default or explicitly specified) and all concurrent processes are executed once until their suspension.

Sim	ulation	<u>W</u> aveform	<u>T</u> ools	<u>W</u> indow	F				
	Initialize	e Simulation							
	Initialize	e <u>P</u> ost Simula	tion Deb	oug					
	Initialize C Code Debug								
	Initialize Handel-C Code Debug								
	End Simulation								
•	◀ Restart Si <u>m</u> ulation								
•	<u>R</u> un			Alt+F5					
Þ	R <u>u</u> n Un	til							
►	▶ Ru <u>n</u> For F5								
≤	Move Backward								
l.	<u>G</u> o to c	urrent simula	tion time	Э					
Ш	<u>P</u> ause								
ΨΞ	<u>T</u> race I	nto		F7					
Ģ≡	Tr <u>a</u> ce C)ver		F8					
φΞ	Tra <u>c</u> e C)ut		F10					
	Toggle	Coverage)	•				
	Xtrace)	•				
	Breakpo	oints			_				
	Clear A	ll Breakp <u>o</u> ints	;						
1	Toggle	<u>B</u> reakpoint		F9					



5.8 Initializing Simulation

Notice that the + sign appeared to the left of some signals. You can click the + sign to expand the view. This is the way **Waveform Editor** handles complex signals like buses.

) X 🖻 🖻 🔛	Sa 🔓 🔍	다 🖟	Ð	Q	9	Q	° n	I M	AR	R	N+	±₩	М	÷5	1	%	%	74
Name	Value	0 ps	- 20		4 <u>0</u> -	1.1	6 <u>0</u> -	1.1	8 <u>0</u> -	1.1	100	i 12	D i	· 140	ı.	· 160		ns
► CLK	U																	-
► RESET	U																	
■ GATE	U																	
= - BCD_B	U																	
BCD_B(3)	U																	
BCD_B(2)	U																	
- BCD_B(1)	U																	
BCD_B(0)	U																	
. → BCD_C	U																	•
		•													•	*	Юн	•
🔝 waveform e/																		

After you have added the signals, you need to force them with specific values to see the model's response.



5.9 Stimuli

Active-HDL supports the following methods of stimulating or forcing input signals during the simulation:

- Manually selected stimulators from the Active-HDL resources
- HDL Testbench files
- Simulation commands entered in the **Console** window
- Files containing simulation macro commands
- Test Vector files imported from Active-CAD
- Simulation input based on waveforms edited by the user



5.10 Stimulators

For the purpose of this course, we will use *stimulators* to drive the model with its required stimuli.

Stimulators are specialized signal waveform generators that can produce any desired legal value on the model's inputs. There are several types of stimulators:

- Clock
- Formula
- Value
- Hotkey
- Counter
- Predefined
- Custom
- Random



5.11 Stimulator types

- Clock drives a signal with a clock pulse wave.
- **Counter** drives a signal with a sequence of values that represent consecutive states of a counter.
- **Custom** drives a signal with its own waveform existing in the Waveform Editor window.
- Formula drives a signal with values defines by a <u>formula</u> <u>expression</u>.
- **Hotkey** drives a signal with values toggled with a specific hotkey.
- **Predefined** specifies that the signal is to be driven with a named stimulator whose definition is on the **Predefined** tab.
- Value drives a signal with a constant value.
- **Random** drives a signal with a sequence of integer values distributed according to standard probabilistic functions.



5.12 Assigning Stimulators

To assign a stimulator to a signal, select its name in the **Waveform Editor** window and click the toolbar button. This invokes the **Stimulators**

M Stimulators			? 🔀
Signals Hotkeys Predefined			
Signals: Name Type F_INPUT	Type:	Select signals and stimulator type	
	$f({ m t})$ Formula		
Display paths Save	010 110	Apply Strength:	
	Valu 🗸	Strength.	Close

You can also call *Stimulators* by choosing the **Stimulators** option from the pop-up menu either in the **Waveform Window** or **Structure** tab of **Design Browser**.



www.aldec.com

window.

5.13 Assigning Stimulators

The Design Verification Company

Choose the **Clock** type stimulator, set Frequency as 60Mhz and click the **Apply** button. To assign the next stimulator, you **do not** need to close the Stimulators window. Move it aside and select the F_PATTERN signal in the **Waveform Editor**. Notice the F_PATTERN signal appear in the **Stimulators** window. Choose the **Clock** type stimulator, set Frequency as 10Mhz and click the **Apply** button for **F PATTERN**

M Stimulators		? 🛛	ML Stimulators	X
Signals Hotkeys Predefined Signals:	Type: Clock f(t) Formula	Forces a clock pulse of a specific frequency and duty cycle	Signals Hotkeys Predefined Signals: Type: Select signals and stimulator type $Mame$ Type: Clock $F_PATTERN$ Clock $f(t)$ Formula 010 010 010	
Display paths Save	Valu 💌	Apply Strength: Override Close	Display paths Save Valu Apply Strength: Close	
www.aldec.com				

5.14 Assigning Stimulators

Use the **Example** icons to scroll the stimulators types in the window. Select the RESET signal in waveform window. For RESET Select the Formula stimulator type. Type 1 at 0 ns and 0 at 10 ns. Accept the stimulator by clicking the **Apply** button.

M Stimulators		? 🗙
Signals Hotkeys Predefined Signals: Name Type ✓ F_INPUT Clock ✓ F_PATTERN Clock ✓ RESET Formula	Type: Clock f(t) Formula	Forces a waveform defined by a textual formula. value: 1 time offset: 0 ns value: 0 time offset: 10 ns value: 1 time offset: 10 ns value: 1 time offset: 10 ns value: 1 time offset: 10 ns repeat above sequence every: 10 10 ns Accept I 0 ns, 0 10 ns 10 ns Active-CAD
Display paths Save	010 110 Valu	Apply Strength: Override Close



5.15 Assigning Stimulators

Select the START signal in waveform window. For START Select the Formula stimulator type. Type 0 at 0 ns and 1 at 10 ns and 0 at 880ns. Accept the stimulator by clicking the **Apply** button.

M Stimulators		? 🛛
Signals Hotkeys Predefined		
Signals: Name Type I F_INPUT Clock I F_PATTERN Clock I RESET Formula I START Formula	Type: Clock f(t) Formula	Forces a waveform defined by a textual formula. value: 0 time offset: 0 ns value: 1 time offset: 10 ns value: 0 time offset: 880 ns value: 0 time offset: 880 ns repeat above sequence every:
Display paths Save	010 110 Valu	Apply Strength: Override Close



5.16 Advancing Simulation

When the signals have stimulators assigned, you can run the simulation. Active-HDL lets you advance simulation by clicking the three tool bar buttons.

The **Simulation | Run** command run simulation for an unspecified amount of time. The simulation stops when either of these conditions is met:

- There are no more test vectors.
- A breakpoint in the code has been set.

In each of the above cases, you can break the simulation by using the **Simulation | Pause** command or by clicking

The **Simulation | Run For** command advances simulation by a specified time step. To set the time step, use the **Simulation Step** box located on the main toolbar:

The **Simulation | Run Until** command advances simulation until a specified time point.





5.17 Advancing Simulation

- Set the simulation step to 50 ns in the **Simulation Step** box. 50 ns ≑
- Click the **Run for** button or press the **F5** keyboard key to advance the simulation.
- Now, press the **R** keyboard key.
- Click the **Run until** button and set the time to 60 ns.
- Press the R key again.
- Set the simulation step to 100 ns in the **Simulation Step** box. ۲
- Click the **Run** button and ²⁰ after a couple of seconds.
- Click the **Zoom In** 🔍 button several times. •
- Click the \blacksquare sign next to BCD_D bus to expand the signal. ۲





tun Until	×
Enter time you want to run simulation until. Default time unit is picosecond.	
60ns	
OK Cancel	

5.18 Customizing the View

The Waveform Editor allows scrolling the display with simulation results. To zoom the display that best suits the view, you can use toolbar buttons or the corresponding options from the View menu:

To increase the zooming factor twice or choose Zoom | In.
To decrease the zooming factor twice or choose Zoom | Out.
To adjust the zooming factor so as to display the whole timing, or choose Zoom | Zoom To Fit.
To specify exactly the zooming range. Type the time points in the Zoom window.



You can also switch to *Zoom mode* by clicking the **Zoom mode** button. In the zoom mode, you can select manually the zoom scope and increase it. To decrease the zoom, select the scope and then press and hold down the **Ctrl** key.



5.19 Customizing the View

Clo.,

Clo.,

For..

For...

(40

 Choose the Colorize Waveforms option from the Waveform menu. Value . . 20 . . . 40 . . . 60 . . . 80 . . . 100 . . . 120 . . . 140 . . . 160 . . . 180 . . .

► F INPUT

🗄 🏴 BCD_B 🗄 🏴 BCD IC

∃ ™ BCD_D

🗄 🗣 LED A

🕀 🗝 LED B

40

F PATTERN Waveform Editor offers many use ► RESET START functions for browsing and searching [₩] GATE ■ END RESET the results. 🗄 🕊 BCD A

- Go to a specified time point
- 🔸 % % 🔸 Set and browse simulation bookmarks
 - Right click on the signal and choose Insert Empty Row.
 - Search for a signal value and text in comments.

± ● LED_C	40 (4											
€ • LED_D	40 4				X79	24	X30	(19	(12		02	
Find										?		
										-		
Fi <u>n</u> d:	79						_		Eind	Ne:	đ	
⊢ Find w	de e tr		_ D:	rection				_				
									Can	icel		
• Fi	nd value			<u>B</u> acl	kwa	rd		_				
🛛 🔿 Fir	nd text in commer	ts		<u> </u>	vard							



<u>(2) (3) (4) (5</u>

Ctrl+I

NI Stimulators...

📶 Add Signals...

Merge Signals Solit Signal

Insert Empty Row Create Expression Signal

5.20 Customizing the View

• The Waveform Viewer/Editor allows you to navigate backward and forward through events.

If there are no signals selected in the waveform window, an event search goes through all signals.

After selecting one or more signals in the waveform, the timing cursor jumps to the nearest event found among displayed in the waveform window signals.

Name	Value	Sti	1	- 2), (4 <u>0</u> .	1.)	60 -	I	· 8,0	01	· 10	0,		120 ,	1.0	140 -	ı	160	• 1	180 -	I	• 2
► F_INPUT	0	Clo								Л								1					_
► F_PATTERN	0	Clo					5														 		
► RESET	0	For																			 		
► START	0	For				 															 		
■ GATE	0						ſ											1			 		
■ END_RESET	1					 	1_																
∎ ª BCD_A	0		0																		 		
± ™ BCD_B	0		0																				
± ₩ BCD_C	0		0																				
± ₩ BCD_D	0		0					X		2		3		4)	<u> </u>						
± ● LED_A	40		40																		 		
± ● LED_B	40		40																		 		
± ● LED_C	40		40																		 		
	40	1	40) 79		24		30		19		2	X02				 		



5.21 Customizing the View

To jump to the next/previous event:

- Switch to the Select mode. Press the Esc keyboard key or or click the Select Mode button
- Click the waveform in place where you want to start tracking events. By default, tracking starts at the the beginning of the waveform (0ps).
- Click the Previous event button ➡ or the Next event button ➡ to find the nearest event before or after the current cursor position, respectively.



5.22 Customizing the View

We can browse through waveforms by using constraints.

- Click the Select Browse Object button located in the bottomright corner of the Waveform Editor window.
- Select the Browse by constraints browsing mode in the browse selection box.

Browse by constraint

 Specify browsing conditions (see the example below) in the Browse by constraint dialog window.

Browse by constraint ?							
Value 12	is stable for	<= 💌	120 ns				
		ОК	Cancel				



5.23 Customizing the View

- The waveform editor allows us to group and collapse signals to/from a virtual bus. This can be done by right-clicking the mouse in the Name column of the Waveform Editor and choosing Merge signals / Split signals.
- Aggregated objects (virtual buses) can be also renamed in any of the available working modes (Select, Zoom, Measurement, or Edit).

Nam	e	Value	
, II	STIM_F_INPUT	1	
, II	STIM_F_PATTERN	1	
, II	STIM_RESET	0	
JI.	STIM START	1	-
+ m	NII <u>S</u> timulators		
	⁰ <mark>∭ A</mark> dd Signals	Ctrl+I	
	<u>M</u> erge Signals		
<u>+</u> лг	Split Signals		
+ 11	Insert Empty Row		
+ л	<u>C</u> reate Expression Signal		

Name	Value
E STIM_SIG	D
■ STIM_F_INPUT	1
■ STIM_F_PATTERN	1
■ STIM_RESET	0
■ STIM_START	1
. ■ ■ EXPECTED_LED_A	40



5.24 Expression signals

The Waveform Editor allows you to create logical expressions by using design signals. Name STIM_SIG 3 To create an expression, right click on the ■ # EXPECTED_LED_A waveform window after choosing a signal 🛨 🏴 ACTUAL_LED_A 🕂 🗖 🕥 Stimulators... or signals. Select Create Expression Add Signals... Signal.

Expression:

Signals...

"EXPECTED_LED_A" and "ACTUAL_LED_A"

Reset

In the dialog box that pops up, write the expression that is a function of the selected signals. Create Expression Signal



The value of this expression İS evaluated and added to the waveform window.

Name	Value
■ STIM_SIG	3
🗉 🏧 EXPECTED_LED_A	40
🗉 🏧 ACTUAL_LED_A	40
"EXPECTED_LED_A" and "ACTUAL_LED_A"	40

ΠK.



-

Cancel

5.25 Signal Properties

This dialog box is used to view properties of the selected signal in the Waveform Viewer/Editor window. To open the dialog, select the desired signal with the right mouse button and then choose **Properties** from the shortcut menu.

- This dialog box displays the signal name, its hierarchy, and its declaration.
- You can choose the signal to display the values with a Radix of 2 (binary), 8 (octal), 10 (decimal), 16 (hexadecimal).
- **Use Alias** enables the use of alias selected from the list box.
- Different **notations** can be used to display the values of signals like Unsigned, Signed 2's complement, Signed 1's complement, Signed Magnitude.





5.26 Signal Properties

Auto-range calculation for the display of analog signals:

- This feature allows the user to automatically calculate the value range of the analog signal displayed in the waveform window.
- The Auto-range feature searches for the minimum and maximum value of the displayed waveform and automatically adjusts its range to present the entire signal.
- If you choose **Analog** and the signal whose properties you are about to change has already been displayed, the auto-range feature will calculate the proper range values and display them in the **from** and **to** edit boxes.





5.27 Waveform Synchronization

This option specifies how the timing cursors will be synchronized in all opened waveform windows:

None - cursors are not synchronized at all.

Cursors only - cursors are set at the same time position in all waveform windows but time ranges (zoom) of these windows remain unchanged.

Full - similar to Cursors only except that the time ranges (zoom) are also synchronized.





5.28 Saving Waveforms

Waveform Editor saves simulation results into waveform files (AWF) that are based on a text format. The editor also allows you to export waveforms into other format files. The following text formats are supported:

- WAVES-compliant test vector files (*.vec). This format is briefly referred to as VEC.
- Regular VHDL code with process statements generating equivalent signal waveforms (*.vhs).
- Verilog Initial Block with statements generating equivalent signal waveforms (*.ver).
- Verilog Value Change Dump, Extended VCD, Xilinx Xpower VCD Compatible (*.vcd). This format is described in Verilog standard.
- List Viewer (*.lst) and Tabular Format (*.exp).
- Chip Express Test Vector (*.ctv).


5.29 Exporting Waveforms

The Design Verification Company



5.30 Opening List as Waveform

The Design Verification Company

- 1. Choose **Open** from the **File** menu. The **Open** dialog box will open.
- 2. In the dialog, enter the list file name (*lst).
- 3. Choose List File (in Waveform Viewer/Editor) in Open As dialog and then click Open. The waveform file is loaded.



5.31 Using Macro Commands for Simulation

Active-HDL provides a macro command language for manual entering of such simulation commands as forcing signal values, assigning formulas and executing simulation steps. You can force a value on a signal at any time during simulation by entering the appropriate macro command in the **Console** window. You can also use macro commands to add forced signals to the **Waveform Editor**, etc.

```
9
     acom "$DSN\src\TestBench\TestBenchPack.vhd"
     acom "$DSN\src\TestBench\testbench.vhd"
10
     acom "$DSN\src\testbench cnt bcd conf.vhd"
11
12
     asim testbench cnt bcd conf
13
14
     wave
15
     wave stim *
     wave expected*
16
     wave actual*
17
     run 25 us
18
19
     endsim
```

•	• wave	~
×	• wave stim_*	
<u>_</u>	• wave expected*	
8	• wave actual*	
čeo		~
8	> run 15us	
	📕 Console /	



5.32 VITAL and SDF

Active-HDL simulator can perform timing simulation based on HDL structural netlists, EDIF netlists, and SDF files. These files are created during the synthesis and implementation processes. The simulator provides built-in acceleration for VITAL packages.

HDL and EDIF netlists contain structural connections between components. SDF (Standard Delay Format) files contain specific timing constraints of a programmable device.

To simulate such netlists in Active-HDL, you need to add these files to the current design. You can do it by using the **Add New File** wizard. For details, refer to the previous courses.



5.33 Timing Settings

You can set the timing simulation settings in the **Design Settings** window. Here you can specify if the simulator should ignore VITAL glitches for VHDL and specify the type of delays for Verilog. You can also load the SDF file(s) for a specific region to enable timing simulation (not required for Verilog).

esign Settings		Verilo	g PLI	EDIF	Code Coverage.	/Profiler
Verilog PLI EDIF	Code Coverage/F	iler General	VHDL	SDF Simulatio	n Trace/Debug	Veril
General VHDL SDF S Files - Region □ IMPLEMENT\TIME_SIM.SDF /UUT	imulation Trace/Debug	☐ Disable ☐ Disable ☐ Enable ☐ HES D HES Libi ♥ HDL Specifi ☞ Enable ☐ Ignore	ic VITAL acceleratio VITAL glitches VITAL glitch mes fic fic rction: Typ D	ssages Stack Me	emory Size: mory Size: mory Size: simulation Data	



5.34 Timing Settings

You can set the timing simulation settings from the macro command file. For this purpose use the *asim* macro command. An example usage is shown below:

asim testbench -sdftyp UUT/U1=\$DSN\implement\TIME SIM.SDF

testbench

- Specifies the name of the top-level configuration to be simulated.

-sdftyp

- Annotates VITAL cells in the specified region with typical timing values from the SDF file.

UUT/=\$DSN\implement\TIME_SIM.SDF

- Specifies the design region into which timing data from the specified SDF file are to be loaded.



5.35 Running Timing Simulation

- Open the *VITAL_Glitch_example* design.
- Execute the *run_stimulators.do* file.
- Observe the simulation results in the waveform.

Name	Value	1 · 5 · 1 · 10 · 1 · 15 · 1 · 20 · 1 · 25 · 1 · 30.04 ns
IN1_GATE	1	
► IN2_GATE	1	
► IN3_GATE	0	
OUT_GATE	0	
► IN1	1	
► IN2	1	
► IN3	0	
• Y	0	
M IN1_ipd	1	
™ IN2_ipd	1	
M IN3_ipd	0	
🗟 waveform e	£	





5.36 Measuring Distance between Events

During the timing simulation, the most important issue is to check the timing constraints. Active-HDL facilitates this process providing you with **Measurement mode** in the **Waveform Editor** window.





5.37 Measuring Distance between Events

- Switch to the **Measurement** mode clicking $\stackrel{\text{---}}{\to}$ button.
- Click the event at which you want to anchor one end of the measured area and hold the mouse button.
- Drag the mouse pointer to stretch the measured area (displayed on grayed background) to another event. The time distance is displayed in the tooltip.
- Release the mouse button.



Note: You can set the **Snap to event** option in the **Preferences | Waveform** window to automatically snap the cursor while measuring events.



5.38 Tracing Timing Violations

During the timing simulation (in VHDL), you may observe the glitch warning messages displayed in the **Console** window. An example of a warning is presented below:

KERNEL: WARNING: VitalGlitch: GLITCH Detected on port Y ;
Preempted Future Value := 1 @ 23 ns; Newly Scheduled Value
:= 0 @ 23.04 ns;

KERNEL: Time: 20040 ps, Iteration: 1, Instance: /AND3_0, Process: VITALBehavior.

Note: Glitch is a short pulse on a signal waveform that is usually undesired and may cause an unexpected design behavior.



5.39 Tracing Timing Violations

Active-HDL allows you to disable glitch detection by checking the **Ignore VITAL glitches** option on the **Simulation** tab of the **Design Settings** window. If you only want to disable glitch messaging check the **Disable VITAL Glitch messages** option.

esign Settings						(?×
Verilog PLI General VHDL	EDIF SDF	Simula	ition		overage/ /Debug		rilog
General Disable warnings from SDF reader Disable timing checks Disable timing check messages Enable callbacks HES Data Generation HES Library VHDL Specific Finable VITAL acceleration grore VITAL glitches Disable VITAL glitch messages		Stack I	Memory S Memory Si ate ASDE DB Simula	ize:		32 Jase Stresh Tir	MB MB sec
, .	vp Delay	•					_
Simulator Resolution Select:	uto	•	Current:		No sin	nulation	
			ОК	Ca	incel	Ap	ply

In the example, the glitch has been detected on the **Y** output port of the /**AND3**_0 instance.



5.40 Tracing Timing Violations

a simple_gate (simple_	gate) 🔹				
Image: Simple_gate (simple_gate) Image					
Name	Value				
- • ү	0				
► IN1	1				
► IN2	1				
► IN3	1				
🏧 IN1_ipd	1				
™ IN2_ipd	1				
🏧 IN3_ipd	1				
G= TimingChecksOn	true				
G= XGenerationOn	false				
<mark>G</mark> = MsgOn	true				
G= XOn	false				
±G= InstancePath	*				
∃G= tpd_IN1_Υ	(3ns,3ns)				
∃G= tpd_IN2_Y	(3ns,3ns)				
⊞G= tpd_IN3_Y	(3ns,3ns)				
⊞G= tipd_IN1	(Ops,Ops)				
⊞G= tipd_IN2	(Ops,Ops)				
∃G= tipd_IN3	(Ops,Ops)				

To quickly locate the listed instance, switch to the **Structure** tab in the **Design Browser** window. Then, expand the hierarchy tree by clicking the **+** sign near the top level unit (**simple_gate**).

Select the **AND3_0** unit, the **Design Browser** displays additional information in the lower part of the window.



5.41 Tracing Timing Violations

Name	Value
- o Y	0
► IN1	1
► IN2	1
► IN3	1
🏧 IN1_ipd	1
╨ IN2_ipd	1
🏧 IN3_ipd	1
G= TimingChecksOn	true
G= XGenerationOn	false
<mark>G</mark> ⁼ MsgOn	true
G= XOn	false
⊞G ⁼ InstancePath	*
	(3ns,3ns)
∃G = tpd_IN2_Y	(3ns,3ns)
⊞G= tpd_IN3_Y	(3ns,3ns)
	(Ops,Ops)
⊞G= tipd_IN2	(Ops,Ops)
⊞G = tipd_IN3	(Ops,Ops)

As you can see, there are time structures of the *VitalDelayType01* type. Each of these structures contains two time values:

• first, containing the time for signal transition from 0 to 1

• second, containing the time for signal transition from 1 to 0

The **tipd_IN1**, **tipd_IN2** and **tipd_IN3** structures hold time values for the input delays. This is the time after which a signal change is propagated from the input to the circuit.

The **tpd_IN1_Y**, **tpd_IN2_Y** and **tpd_IN3_Y** structures hold time values for the output delays. This is the time after which signal change is propagated through the circuit to the output.



5.42 Tracing Timing Violations

Keeping in mind all of the above information, we can now explain what causes the glitch. In the warning displayed in the **Console** window, the time of the glitch detection is 20040 ps (20.04 ns). This is specified in the line beginning with the *Time* clause:

KERNEL: WARNING: VitalGlitch: GLITCH Detected on port Y
; Preempted Future Value := 1 @ 23 ns; Newly Scheduled
Value := 0 @ 23.04 ns;

KERNEL: Time: 20040 ps, Iteration: 1, Instance: /AND3 0, Process: VITALBehavior.



5.43 Tracing Timing Violations

The next preempted value for the output Y port is '1' at 23 ns. However, the newly scheduled value for the output Y port is '0' at 23.04 ns.

We should keep in mind that the current output value for the Y port is '0'. The absolute time period between those two transactions equals 40 ps and we know that the output delay for this particular gate is 3000 ps.

If we add the present time value of 20040 ps and the output delay of 3000 ps then we will have the result of 23040 ps. This is the time of the newly scheduled value for the output Y port.



5.44 Tracing Timing Violations

```
The design operates in the OnEvent mode...
CONSTANT DefGlitchMode : VitalGlitchKindType := OnEvent;
```

```
VitalPathDelay01 (...
```

```
Mode => DefGlitchMode,
```

...where all input changes that have a duration time shorter than the output delay *tpd* are propagated to the output with 'X' values. The simulator, however, does not display the glitch on the waveform because the *XOn* generic has been assigned with *FALSE* value. CONSTANT DefGlitchXOn : BOOLEAN := FALSE;

```
generic(...
```

. . .

. . .

. . .

```
XOn: Boolean := DefGlitchXOn;
```

```
VitalPathDelay01 (...
```

```
XOn => XOn,
```



5.45 Signal Alias Editor

The **Signal Alias Editor** is designed for creating and modifying signal aliases.

Signal Alias Editor	- C:\Program Files\A	ldec\Active-HDL 🔀
🖻 🖬 📓 🎽 🐌	×	
Alias name	Value	Mnemonic
bool	1	true
Add new alias	0	false
	Add new mapping	
<u>O</u> thers	,	
		OK Cancel
You have made changes		li.

It can be used to:

- Create a new alias
- Create new value mappings for existing aliases
- Modify or delete existing aliases and their value mappings



5.46 Signal Alias Editor Preparing Design

- Open the *IPCore8051* design.
- Click Compile All With File Reorder button 44
- When the Top-level Selection dialog box appears select *testbench_for_a8051_exp* configuration as a top-level unit and press OK button.
- Initialize simulation and add /UUT/U0/zcom1 signal to the waveform:

Top-level Selection	×
More than one top-level unit detected. Select desired top-level. C Entity / Architecture Configuration Configurations: post_synth_for_a8051_exp timing_for_a8051_exp testbench_for_a8051_exp testbench_for_sel_exp testbench_for_r_sr_register testbench_for_ram testbench_for_latch testbench_for_display	
OK Close	
	More than one top-level unit detected. Select desired top-level. C Entity / Architecture Configuration Configurations: post_synth_for_a8051_exp testbench_for_a8051_exp testbench_for_sr_egister testbench_for_ram testbench_for_ram testbench_for_latch testbench_for_display





5.47 Signal Alias Editor Creating Aliases

Choose the Signal Alias Editor option from the Tools menu.

Tools Window Help Image Execute macro Image Execute macro Image Language Assistant Image Execute Testbench Image Generate Testbench Image Execute Testbench Image Execute Testbench Image Execute Testbench		a file	USING Sav - C:\Program Files\	
Code2Graphics Conversion Wizard Ctrl+B	Alia:	s name	Value	Mnemonic
	805	l instructions	34	ADDC A,#d
🔜 VHPI/PLI Wizard		new alias	35	ADDC A,ad
🔞 Generate SystemC Transactors			36	ADDC A,@R0
			37	ADDC A,@R1
Dive-CAD/FDN Import			40	JC rel
📢 Code Coverage Viewer			41 42	AJMP 010+ad 8 ORL ad,A
Profiler Viewer			43	ORL ad,#d
1 7.			00	NOP
🍕 Toggle Coverage Viewer			01	AJMP 000+ad 8
🝰 IP CORE Generator			02	LJMP ad 16
Accelerated Waveform			03	RR A
			Add new mapping	
Preferences	<u>O</u> ther	s		
Customize		,		OK Cancel
Source Control				
	You ha	ve made change	s	1.



5.48 Signal Alias Editor Using Aliases

Choose the Use Alias	Name	Value 0 ps 20 · · · 40 · · · 60 · · · 80 · · · 10
option in the Properties	± ≝ zcom1	
window for <i>zcom1</i> signal.		zcom1 Properties
		General Display
		Signal name: zcom1
		Hierarchy: UUT/U0/
		Declaration: signal zcom1 : BIT_VECTOR(7 downto 0)
		Values
		<u>B</u> adix: <u>N</u> otation:
		C Binary C Unsigned
		C Octal C Signed 2's Complement C Decimal C Signed 1's Complement
Run simulation and in the		Hexadecimal Signed Ascomplement Hexadecimal
		☐ Reverse <u>O</u> rder
waveform you will see		✓ Use <u>Alias</u> <u>8051 instructions</u> <u>E</u> dit Aliases
aliases mapped to the		
signal values.		OK Cancel <u>Apply</u>

Name	Value	ı - 1050 - i - 1100 - i - 1150 - i - 1200 - i -	50 · · · 1300 · · · 1350 · · · · ns
± ª zcom1	LJMP ad 16	LJMP ad 16	XAJMP 000+ad 8



Design Verification

Debugging

Part 6



6.1 Debugging

Active-HDL provides several mechanisms for efficient HDL code debugging and viewing design interconnects:

- Syntax Checking performed with every Compile command
- Code Tracing HDL code is executed either statement-by-statement or traced by processes, subprograms, and procedures
- Value Verification variable values are displayed in additional Watch, List, and Memory View windows
- Activity Status active processes are displayed in the Processes window
- Off-line Simulation the Post Simulation Debug mode allows observing simulation results saved to a file after the simulation has been finished
- **Design Interconnects** statements, port maps, connections, instances are displayed in the **Advanced Dataflow** window
- XTrace helps to find the unknown values throughout the design



6.2 Debug Setup

Before you start debugging a source code, you have to perform some initial procedures:

- Set up a design and add all required files.
- Generate an HDL description for any block diagram and state machine.
- Compile source files into a working library to perform syntax check
- Start debugging the source code





6.3 Debugging Restrictions

Active-HDL allows you to debug the source code of your design that has been compiled into a working library.

However, the components stored in some standard libraries provided with Active-HDL software do not contain the original source code.

Instead, they contain the headers for the pre-compiled code that you will not be able to debug.





6.4 Syntax Checking

After you execute the **Compile** command and errors occur, a list of errors is displayed in the **Console** window.

Each error is displayed with additional information:

- name of the source file
- internal error number
- line & column number location of the error in the code
- a short description of the error

```
* # Compile Architecture "CNT_4B" of Entity "CNT_4B"

• # Error: COMP96_0015: cnt_4b.vhd : (22, 9): ';' expected.

• # Error: COMP96_0019: cnt_4b.vhd : (22, 9): Keyword "end" expected.

• # Error: COMP96_0019: cnt_4b.vhd : (23, 3): Keyword "end" expected.

• # Error: COMP96_0019: cnt_4b.vhd : (27, 5): Keyword "end" expected.

• # Error: COMP96_0019: cnt_4b.vhd : (28, 6): Design unit declaration expected.

• # Compile failure 5 Errors 0 Warnings Analysis time : 0.0 [s]

• Console /
```





6.5 Searching for Errors

The **Console** window is tightly integrated with the **HDL Editor.**

- Double-clicking any error message will take you directly to the HDL Editor window with the source of an error.
- The line is also underscored with a red wavy line and a red marker is placed to the left of the line.
- Resting the pointer over the underscored line for a second, pulls up a tooltip with error descriptions.
- We can review the history of issued commands in the Console window by using the navigation keys (the up or down arrow key). They can be recalled very quickly and then re-executed by pressing *Enter*.





6.6 Preferences

The **Preferences** window allows you to customize the way the debugger works:

- Select one of the two options for tracing state machine code:
 - trace the original state machine
 - trace HDL code generated from a state machine
- Separate component instances view
- Set the display options for vectors and numbers





6.7 Code Tracing

You can trace the HDL source code statement-by-statement. There are four functions that allow you to trace the code:

Trace into - executes a single HDL statement. If a subprogram call is encountered, the execution descends into the subprogram body.

Trace over - executes a single HDL command. If a subprogram call is encountered, the statements contained within the subprogram body are executed in a single step.

Trace out - executes as many HDL statements as are required to complete the execution of a subprogram. If subprograms are nested, the command completes the execution of the innermost subprogram only.

Trace over transition - executes as many HDL statements as are required to perform a transition between states.



ΨΞ

Ę≡

⊊≣

্ট

6.8 Code Tracing

To trace the code, click the trace buttons. The currently executed line is highlighted in yellow. To improve source debugging, you can also set multiple:

- code breakpoints
- signal breakpoints



Note: The breakpoints stop the debugging process.



6.9 Simulation Breakpoints

Breakpoints allow you to stop the verification process when some desired condition(s) occurred. All processes are suspended and signal values are displayed in the **Watch** window.

23		elsif CLK='1' and CLK'event then
24		if ENABLE = 11 then
25		if Qint = 9 then
26	\$	Qint <= (others => '0');
27		else
28	۲	Qint <= Qint + 1;
29		end if;
30		end if;
31		end if;
32		end process;

To set a breakpoint, hit the **F9** key or choose the **Toggle Breakpoint** option from the pop-up menu.

NOTE: The HDL Editor allows inserting breakpoints only in these lines that contain appropriate constructs, e.g. statements containing assignments, expressions, etc.



6.10 Breakpoint Editor

The **Breakpoint Editor** allows manual toggling of the breakpoints. Moreover, you can add signal breakpoints on signals that you want to trace.

Contraction of the local division of the loc		Line	Instance	HR.Co	unt	Edit Condition	
Address of the second second second	neter/soc/on/_4b vhd neter/soc/on/_4b vhd	20			-	Remove	
10.232.024						Show Code	
						Entern PF	
						Deable All	
						Save To Macro	
	Breakpoints						
	✓ STIM_F_INPU	E		Event			Rem
	STM_START			Value	9		
							Edit Cor
							Seal
							Inda
							Dinabl
							Dinable Save To

- You can select which breakpoints should be active when debugging the design.
 - You can also set the signal breakpoints by specifying the following conditions:
 - Event
 - Transaction
 - Value



6.11 Edit Condition

In the **Edit Condition** dialog box you can specify that the scope of the code breakpoint should be limited only for the specified design region (**Instance**) or the breakpoint should pause the simulation only when it is hit for the nth time (**Hit Count**).

Edit

Hit

The simulation can be paused when the specified line is executed or specified signal meets the specified conditions (**break always**); when the breakpoint hit count is less than (**break when less**), equal (**break when equal**), or greater than (**break when greater**), or when it is and integer multiple of (**break when multiple of**) the value specified in the **Hit Count** field.

Condition	2
tance: 70	UT/U1/U2 Count By Instance
Count: bre	eak when equal 🗨 5
	Edit Signal Breakpoints Condition 🛛 🕐 🔀
	Breakpoint Activity: 💿 Enabled 🔿 Disabled
	Breakpoint Type & Condition:
	C Iransaction
	€ Event
	© ⊻alue
	Hit Count: break when less 💽 3
	OK Cancel

NOTE: Instance can be specified only for code breakpoints.



6.12 State Machine Code Debugging

To trace state machines, you need to generate their corresponding HDL code. The **State Machine Editor** highlights the currently active state in yellow.

- All the Trace commands are active during the debugging. Therefore, you can trace an execution of any statement in the HDL code and observe its influence on the model's behavior.
- The **Trace over Transition** option executes the source code to the point where the next transition takes place.





6.13 State Machine Code Debugging

You can also set breakpoint on the specified state of the state machine. It allows you to stop simulation when the specified state is reached.

To set a breakpoint select desired state and choose the **Breakpoint** option from the pop-up menu. To mark that a breakpoint is set on a state, the state symbol is distinguished by double-line border.





6.14 Verifying Results

You can use additional tools while tracing HDL code that will help you to verify the design's overall responses. Active-HDL comes with the following interactive windows:

• Watch

• List

- displays the current signal, variable, or generic value
- displays results in a tabular format
- Waveform displays graphical results in a form of signal <u>waves</u>
- Processes displays the process status in the current simulation cycle
- Call Stack
 executed
- displays a list of <u>sub-programs</u> being currently and their parameters

Note: You can open each window by choosing an appropriate option from the **View** or **File | New** menu.



6.15 Watch Window

To find the last or current signal value, you may use the **Watch** window. The **Watch** window displays values of selected signals (including ports) and variables.

The window is divided into several columns that show:

- names
- types of the selected objects
- current value
- last value
- event
- last event time

•		Name	Туре	Value	Last Value	Last Event Time		
×		UUT/RESET	std_logic	0	1	12200ns	🖌 Туре	
1¢		UUT/F_PATTERN	std_logic	1	0	15us	✓ Value	
	!	UUT/START	std_logic	1	υ	Ofs	 Last Value 	
		UUT/F_INPUT	std_logic	1	0	15950ns	 Event 	
		Click here					✓ Last Event Time	

Note: The red exclamation mark means that an event occurred on the marked signal in the current simulation cycle.


6.16 Adding Signals to Watch

All signals viewed in the **Watch** window can be dragged and dropped from the **Design Browser** window or the **Standard Waveform** window. You can also drag a signal name from the HDL source code itself.

- To add the signal from the HDL code, highlight the signal name.
- Drag the signal to the Watch window.

Name	Туре	Value	Last Value	Last Event Time
🚦 🖻 UUT/F_INPUT	std_logic	0	1	24us
± 🕈 UUT/LED_C	std_logic_vector(6 downto 0)	10	00	23950ns
🛨 🎴 UUT/LED_D	std_logic_vector(6 downto 0)	40	10	23950ns
UUT/F_PATTERN	std_logic	0	1	20us
- UUT/RESET	std_logic	0	1	12200ns
UUT/START	std_logic	1	υ	Ofs
🛨 🎴 UUT/LED_A	std_logic_vector(6 downto 0)	40	w	Ofs
∓ ⁻ UUT/LED_B	std_logic_vector(6 downto 0)	40	υυ	Ofs
Click here				

The Design Verification Company

Note: You can change signal display options in the **Preferences** window by choosing the **Display options** from the pop-up menu.



6.17 List Window

The List window displays all results in a tabular form.

(This window is used only as a viewer of simulation results) Each signal is represented by a column with corresponding event times. The window can display signal values in two ways:

- For all simulation cycles executed for the specified time step.
- Only for the last simulation cycle within the specified time step.

Time	Delta	UUT/LED_B	UUT/LED_C	UUT/LED_D	" UUT/GATE
23.450 us	5	40	00	12	1
23.550 us	5	40	00	02	1
23.650 us	5	40	00	78	1
23.750 us	5	40	00	00	1
23.850 us	5	40	00	10	1
23.950 us	5	40	10	40	1
24.050 us	5	40	10	79	1
24.150 us	5	40	10	24	1
24.250 us	5	40	10	30	1
24.350 us	5	40	10	19	1

Note: You can toggle the delta display using the ▲ button.



6.18 Delta Cycle Handling

The Active-HDL simulator uses delta cycles to simulate the design. A **delta time** is an infinitesimally small amount of time that represents a time greater than zero, but it is zero when added to a discrete amount of time. Thus, if a signal assignment is made at time "100ns + 1 delta

time" and the model discrete delay is 10ns, the new signal value is assigned at 100ns + 10ns + 0 delta time = 110ns. This is because the 1 delta time * 1 = 0ns.

The number of delta delays reflects the number of events that take place in particular simulation cycles.

Time	Delta	■ UUT/LED_B	UUT/LED_C	UUT/LED_D	📕 UUT/GATE
23.450 us	5	40	00	12	1
23.550 us	5	40	00	02	1
23.650 us	5	40	00	78	1
23.750 us	5	40	00	00	1
23.850 us	5	40	00	10	1
23.950 us	5	40	10	40	1
24.050 us	5	40	10	79	1
24.150 us	5	40	10	24	1
24.250 us	5	40	10	30	1
24.350 us	5	40	10	19	1



6.19 Adding Signals to List

All signals viewed in the **List** window can be dragged and dropped here, from the **Design Browser** window, **Watch** window and **Standard Waveform** window. You can also use the **Add signals** window.

- To add the signal from the **Design Browser**, select the entity in the Structure tab and drag it to the **Watch** window.
- To add signals using the Add
 Signals window, click the
 button and select the signals. Close the window by clicking the Close button.

Time	Delta	■ UUT/LED_B	UUT/LED_C	UUT/LED_D
23.250 us	5	40	00	30
23.350 us	5	40	00	19
23.450 us	5	40	00	12
23.550 us	5	40	00	02
23.650 us	5	40	00	78





6.20 Processes Window

The **Processes** window displays a list of processes in the elaborated model along with their current status. This window is available only while the simulator is running.

Each concurrent statement that is modeling a sequential process is represented in the window. There are:

- process statements
- concurrent signals assignment statements
- concurrent assertion statements
- concurrent procedure call statements

				_
	Label	Hierarchy path	Status	^
×	/CHECK_LED_D	1	Ready	
ŏ	/WRITE_TO_FILE	1	Ready	
ф ()	line_19	UUT/U1/U1	Ready	
ĕ	line_19	ΟΟΤ/Ο1/Ο2	Ready	
۵.	line_19	υυτ/υ 1/υ3	Ready	
	line_19	UUT/U1/U4	Ready	
	/line77	1	Wait	
	/line_78	1	Wait	~

Note: For processes without explicit labels, the compiler generates default labels that show the line number of the source file in which a process is located (e.g., line_15).



6.21 Processes window

A process listed in the **Process** window can have one of the following statuses:

- **Ready** indicates that the process is scheduled to be executed within the current simulation cycle.
- Wait indicates that the process is suspended and is waiting to be resumed.

The **Processes** window can show either:

• All processes in the selected region of the elaborated design, irrespective of their status in the current simulation cycle.

• Only active processes in the selected region of the elaborated design (those scheduled to be executed within the current simulation cycle).

Note: In addition, you can choose a region of the design whose processes you want to trace.



6.22 Call Stack

The **Call Stack** window is a debugging tool that displays a list of subprograms (procedures and functions) and variables being currently executed.

For each subprogram, the window displays the following information:

۲

Name	Туре	Value	Last Value	Last Event Ti
∓ V= VECTOR	STIMULUS_TYPE	(0,0,0,		
V= SEMICOLON	character	nul		
V= WAIT_TIME	TIME	-922337		
	LINE	0x00000		
+ WAVE	STIMULUS_TYPE	(0,0,0,	(0,0,0	Ofs
F= VECTOR_FILE	TEXT	??? ***		

Note: The **Call Stack** window is available only while the simulator is running.

- Formal parameters along with their actual values.
- Variables, constants
 and files declared
 locally in subprogram
 bodies along with
 their current values.



6.23 Variables

You can change variable values in the **Call Stack** window for a current simulation run.

- To change a variable value, click within the **Call Stack** window.
- Now click the variable value and type the new value.

	stimulus_generator(VECTOR_FILE, WAVE)											
	Name	Туре	Value	Last Value	Last Event Time							
		STIMULUS_TYPE	(0,0,0,									
	V= SEMICOLON	character	nul									
	V= WAIT_TIME	TIME	ns									
	\pm V= iline	LINE	0x00000									
!	+ WAVE	STIMULUS_TYPE	(0,0,0,	(0,0,0	Ofs							
	F= VECTOR_FILE	TEXT	??? ***									

Note: You can also change the variable value in the lower part of **Design Browser** following the same steps.



6.24 Dataflow

The **Dataflow** window provides a graphical view of signals flowing in and out of processes during the simulation.



Note: The **Dataflow** window is available only while the simulator is running.



6.25 Using Dataflow

To work with the data flow window, select the desired object on the Structure tab of the Design Browser and use pop-up menu option **View in Dataflow.**

The tracking process of the signal's path is based on two procedures:

• Click any signal name displayed in the **Dataflow** window to follow the signal path.

• Click the process symbol to follow the signal deeper into the design's hierarchy.



The Design Verification Comp

Synthesis and Implementation in Flow Manager

Part 7



7.1 Synthesis & Implementation Flow

Synthesis and Implementation Flow was designed in order to run your synthesis and/or implementation tool from within one design and verification environment – Active-HDL.

It allows you to set all necessary options for synthesis and implementation, choose between GUI and batch mode and finally, automatically adds output files to the design.



7.2 Synthesis & Implementation Flow

The **Design Flow Manager** can be enabled in the **Flows** category of the **Preferences** window (**Tools** | **Preferences**).

By default **Multivendor Flow** is enabled. This gives you access to all major synthesis and implementation tools on the market.

To disable Flow select **None** in **Select Flow** drop-down menu.

Preferences		?×
Category:		
Environment Appearance Tools File Extensions Windows Console	Flows Select Flow: Multivendor Flow Multivendor Flow	
Flows Advanced options Compilation VHDL Compiler Verilog Compiler	None Automatic update of synthesis order Show confirmation dialog for clear implementation data option	
Simulation — Debugger — Memory Management — Advanced Dataflow Generation — VHDL Case — File Headers — Copy Instantiation		
Editors	Default Default Default	y



7.3 Opening Flows

The Design Verification Company

• To open the flow, press the **View Flow** ic ic or select the **Flow** option from the **View** menu.



7.4 Flow Configuration

At the beginning, you have to select synthesis and implementation tools.

 Press the Flow Settings button located in the bottom part of the Design Flow Manager window.



The Settings window will appear.



7.5 Flow Configuration

- Select the HDL and optionally C synthesis tools.
- Select the implementation tool.
- Select the family of devices.
- Press the **OK** button.

Flow Configuration Settings	
C Synthesis: Tool name: Celoxica DK Design Suite	Select
HDL Synthesis:	
Tool name: Xilinx ISE/WebPack 9.2 XST VHDL/Verilog	Select
Use Server Farm NONE	
Physical Synthesis:	
Tool name: <none></none>	Select
Implementation:	
Tool name: Xilinx ISE/WebPack 9.2	Select
Use Server Farm NONE	
Simulation:	
Use Server Farm NONE	
Defaults:	
Family: Xilinx9x VIRTEX]
OK Cancel	Help



7.6 Synthesis

When the Flow is configured and your design is ready, you can start synthesis.

To set the synthesis options, press the **Options** button located to the left of the **Synthesis** button.



The Synthesis Options window will appear.



7.7 Synthesis

On the **General** tab you have to select the top-level unit and device etc.

You can specify more options that will be passed to the synthesis tool with the additional tabs.

Synthesis Options	X
Design Files: □ □ □ □ □ freq_meter.adf 2	General Std Synthesis Adv Synthesis HDL 1 HDL 2 Xilinx Specific Include Dirs Libraries Server C Top-level Unit freq_top Fanity XilnxSx VIRTEX Device vS0bg256 Speed Grade 6 Simulation Output Format: C None C WHDL C Verilog Filter Messages Browse Generate Synth. Script
Update synthesis order	DK Cancel Help

You can use context menus to select the files that should be synthesized. To add to synthesis files from the BCD_COUNTER library, right click on the **BCD_COUNTER.adf** icon and select **Add all files to library.**



7.8 Synthesis

Now you can press the **Synthesis** button to run the synthesis process.



The new Synthesis window will appear.

74 XST Synthesis CPU : 3.30 / 3.59 s | Elapsed : 3.00 / 3.00 s --> Total memory usage is 128236 kilobytes Number of errors 0 (0 filtered) Number of warnings : 1 (0 filtered) Number of infos 0 filtered INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM simulation primitives and has to be used with UNISIM library for correct compilation and simulation. Synthesis finished with warnings. Close

Synthesis is working in batch mode so you can use Active-HDL during synthesis process.



7.9 Synthesis

A new *post-synthesis* folder will be created in your design. Links to all post-synthesis netlist files will be located in this directory.

A new post-synthesis library will also be added to your design.

When you compile your synthesis files, design units will be compiled into this new library.





7.10 Post-synthesis Simulation

Now you are ready to run post-synthesis simulation. You can use the same testbench model as for behavioral simulation.

Press the **Options** button located near the **Post-synthesis simulation** button.



The **Post-synthesis Simulation Options** window will appear.



7.11 Post-synthesis Simulation

- Press the Select Design Flies icon.
- Select
 synthesis/top_frqm.vhm and
 src/TestBench/top_frqm_TB.vhc files.
- Set files in proper order using the **arrow** buttons.
- Recompile files.
- Chose top_frqm_tb as top-level
- Save DO-macro as synthesis.do.
- Press the **OK** button.

Flies	Post-Synthesis Simulation Options
-	General VServer Farm
	C Run With Selected Options
	Input Files: 🖄 🗡 🗲 Waveforms: 🖄 🗙 🗲
7	synthesis/top_frqm.vhm
B.vhd	
	Top-Level Unit top_frqm_tb Choose Recompile Files 🔽 Use Default Waveform Generate DO Macro
using -	C Row With Selected DerTCL Script
	Macro File Browse
	OK Cancel Help
evel.	Select design files
	Project files
s.do	src/FUNCTIONAL/Control.asf
Juci	src/FUNCTIONAL/HEX2LED.vhd src/FUNCTIONAL/top_frqm.bde
	src/TestBench/top_frqm_TB.vhd
	synthesis/top_frqm.edf synthesis/top_frqm.vhm

The Design Verification Company

7.12 Post-synthesis Simulation

- Open the **synthesis.do** macro.
- Add the following lines: run -all endsim
 before the line containing
 - label end 💊
- Save changes.
- Close all files.
- Execute this macro.

```
@onerror
goto end
savealltabs
SetActiveLib -post-synthesis
acom -work FREQ METER post synthesis
"$dsn\synthesis\top frqm.vhm"
acom -work FREQ METER post synthesis
"$dsn\src\TestBench\top frqm TB.vhd"
asim -advdataflow top frqm tb
wave
wave *
run -all
endsim
label end
```



7.13 Post-synthesis Simulation

The Design Verification Company

The Simulation will be made. All results will be displayed on the created waveform.

										_	_		_		_	_		_													
Name	Value	Sti	1 2	210	ı 22	0 і	230	1 2	240 i	250	L 1	260	i 27	70 i	280		290	ı 3	:00	310	Г. I.	320	ı 3	30 i	340	1	3 <u>5</u> 0 i	3 <u>6</u> 0	i 37	ο,	380
₩ F_INPUT	1															1											1				\neg
■ F_PATTERN	0																		1												
[™] RESET	0																														
■ START	1																														
± ª LED_A	40																														
± ™ LED_Β	40																														
± ª LED_C	40																														
± ™ LED_D	02												_X	79			24		_∭	0		X 19			(12		_X02				
																								7		-					

7.14 Implementation

If results of synthesis are correct and satisfactory, you can start implementation.

To set implementation options, press the **Options** button to the left of the **Implementation** button.



Usually you do not have to configure this option (unless you want to customize the place&route tool) because it is set up automatically based on the synthesis options.

7.15 Implementation

In the **Main** tab you can select Netlist File to be sent to implementation, change device and mode (Batch/GUI).

Additional tabs allow you to change and customize options available in your implementation tool including the option to include FPGA Pin constraints file.

Implementation (Options	X
Main Core Inse	rtion \/ Translate \/ Map \/ Advanced Map \/ Post-Map STR \/ Place & Route \/ Pos	-PAR STR KD
Netlist File	synthesis/freq_top.edf	Browse
Family	Xilinx9x VIRTEX VIDevice v50bg256	✓
Speed Grade	-6	
	Version : ver1 Revision : rev1	
Simulation Outpu	it Format C None 💿 VHDL C Verilog	
Run Mode: 🧿	Batch C GUI	Auto-close
Generate Synth.	and Impl. Script Genera	te Impl. Script
🔽 Overwrite e	xisting impl. proj.	
Filter Messa	ges	Browse
Constraint File (L	ICF) Support: Custom constraint file	~
Select constraint	file to be copied into the implementation folder:	Browse
C:/My_Designs/:	Samples_73/Freq_meter/constraints/Xilinx.ucf	
	entation with selected command file (implement.bat):	Browse
]
	OK Cancel	Help



7.16 Implementation

mplementation

options

reports

Now you can press the **Implementation** button to run the implementation process.

The new **Implementation** window will appear.

Implementation is working in batch mode so you can use Active-HDL during implementation process.





7.17 Implementation

A new *timing* folder will be created in your design. Links to all simulation files generated by implementation tool will be located in this directory.

A new timing library will also be added to your design. This way you have separate libraries for each stage of the design flow.





7.18 Implementation

You have access to both synthesis and implementation reports under the **Reports** button near the Synthesis and Implementation buttons.

implementation

å

You can open each report in the text editor.

www.aldec.com

options

reports

Translation Map Place & Route	Translation Map Place & Route	Translation Map Place & Route	Translation Map Place & Route	Translation Map Place & Route	
			Pad Post Layout Timing Implement Log	Pad Post Layout Timing Implement Log	
	Pad Post Layout Timing Implement Log	Pad Post Layout Timing Implement Log		▲	

The Design Verification Compa

7.19 Timing Simulation

Now you are ready to perform the timing simulation. Again you are able to use the same testbench as you did for behavioral and post-synthesis simulation.

Press the **Options** button located near the **Timing Simulation** button.



The **Timing Simulation Options** window will appear.



7.20 Timing Simulation





7.21 Timing Simulation

- Open timing_sim.do macro file
- Add the following lines run -all endsim
 before the line containing label end
- Save changes
- Close all files
- Execute this macro

@onerror

goto end

savealltabs

```
SetActiveLib -timing
```

```
acom -work FREQ_METER_timing
"$dsn\IMPLEMENT\TIME SIM.VHD"
```

```
acom -work FREQ_METER_timing
"$dsn\src\TestBench\top_frqm_TB.vhd"
```

```
asim -advdataflow top_frqm_tb -sdftyp -
AUTO="$dsn\IMPLEMENT\TIME_SIM.SDF"
```

```
wave
```

```
wave *
```

run -all

endsim

label end



7.22 Timing Simulation

The Simulation will be performed. The results will be displayed on the created waveform.

Name	Value	Sti	1	210	220	12	30 i	240	1 2	250 i	26 0	1 2	70 i	280	ı 2	90 i	300	Т	310	ı 32	1	330	i 3	40 i	35	D i	3 <u>6</u> 0	i 37() i	380
₩ F_INPUT	1			<u></u>	1					1																				_
₩ F_PATTERN	0																													
[™] RESET	0																													
₩ START	1																													
± ™ LED_A	40																													
€ ª LED_B	40																													
± ™ LED_C	40																													
± ≝ LED_D	02												79		24			(30		_X1)		X12			X02				
www.aldec.c	om																				E	1	-	1	A		Г	E	C	

Using PCB Interface

Part 8



8.1 Export Constraints file to CADSTAR

- Export to PCB reads information about pins from implementation reports, implementation constraints and synthesis constraint files and writes it to the CSV file.
- Implementation reports from Actel Designer, Altera Quartus, Lattice ispLEVER and Xilinx ISE could be read. Also implementation constraints used by these tools are supported.
- Synthesis constraints from Synplicity Synplify, PrecisionRTL and Xilinx XST are also supported.





8.1 Export Constraints file to CADSTAR

• Export to PCB

PCB Interface Options				×
← Export to PCB				
PCB Tool Options				
PCB Tool:	Cadstar			~
PCB File:				Browse
C:/My_Designs/Samples_73/Freq_meter/FPGA/Aldec.c	:SV			
Synthesis/Implementation Tool Opticns				
Synthesis/Implementation Tool:	Xilinx ISE			~
Input File Type:	Implementation Report	:		~
Input File:				Browse
C:/My_Designs/Samples_73/Freq_meter/implement/ve	r1/rev1/freq_top_pad.c	:SV		
Family:	Xilinx VIRTEX			~
Run		ОК	Cancel	Help



8.2 CADSTAR Schematics Block Creation Wizard

Create a schematic symbol, use an existing PCB Component (or create a new one) and create a Part.

chemat	abc Block Creation Witard		×	Schematic Bi	ack Creatio	n Wizard	_	
Symbo Eris	of Names Is come for the symbol		8	Pina Entai pink	ocadicana anti ke	a l		
J	Schemetric Block Creekton Wisard Desensions Desensions			Pie Sequence	Side	Text		Spanne Add
H	See Concessos	A very (Pera) E-exe (Pera)	680 0 000 0 300 0		Coton 11 Right	• F, MATUERIM • RESET • START		Delete Nordon of Pen
T		C (Time) D (Time) C (Time) P (Time)	300.0 100.0 100.0	800		ED_A0 ED_A0 ED_A0 ED_A0 ED_A0 ED_A0 ED_A0 ED_A0 ED_A0		Lipidani Tiri bitanasian
1				0 = 0 = 2		LED_AN0 LED_BN0 LED_B10 LED_B10 LED_B10 LED_B13		BeadFromFile Byrepot Legacy Sympol Test
.0				13		EED_AM) EED_AM) EED_AM) EED_AM) EED_M() EED_M() EED_M() EED_M() EED_M() EED_M()		Baad Pirp Syn



8.3 CADSTAR Parts Library Editor

Once the symbol has been created we must now create the Part, which will link the created schematic symbol and PCB component (footprint) together





8.4 Creating backannotation pin assignments

Choose manual routing on your PCB scheme from the connector into the direction of the FPGA device.



- You will notice a number of flags on top of certain balls of the FPGA device indicating which balls are swappable. If you get closer the connection will automatically swap. You can use multiple layers to optimize and finalize the routing pattern around the FPGA device.



8.5 Import of SWAP Pin file from CADSTAR to Active-HDL

Click on the *options* to the left of *PCB Interface* Button in the Design Flow Manager.

In the **PCB Interface Options** window, choose the option "Import from PCB". Make sure that PCB Tool is set to **Cadstar**.

PCB Interface Options				×
C Export to PCB Import from PCB				
PCB Tool Options				
PCB Tool:	Cadstar			~
PCB File:				Browse
C:/My_Designs/Samples_73/Freq_meter/FPGA/cadstar	r.CSV			
Synthesis/Implementation Tool Opticns				
Synthesis/Implementation Tool:	Xilinx ISE			~
Output File Type:	Implementation Constru	aints		~
Output File:				Browse
C:/My_Designs/Samples_73/Freq_meter/FPGA/Swappe	ed_Xilinx.ucf			
Family:	Xilinx VIRTEX			~
Run		ОК	Cancel	Help



8.6 P&R with updated pin assignment

nplementation Options	Σ
Main Core Insertion Translate Map Advanced Map Post-Map STR Pla	ce & Route / Post-PAR STR
Netlist File c:/My_Designs/Samples_73/Freq_meter/synthesis/freq_top.ng	Втомзе
Family XIInx9x VIRTEX VIRTEX VICE V50cs144	*
Speed Grade -6	
Version : ver1 Revision : rev1	
Simulation Output Format C None 📀 VHDL C Verilog	
Run Mode: 🗭 Batch C GUI	Auto-close
Generate Synth. ard Impl. Script	Generate Impl. Script
Verwrite existing impl. proj.	
Filter Messages	Вгомзе
Constraint File (UCF) Support: Custom constraint file	×
Select constraint file to be copied into the implementation folder:	Browse
C;(My_Designs/Sanples_73)Freq_meter/constraints/xilinc.ucf	
Run implementation with selected command file (implement.bat):	Bromse
]	
	-
OK.	Cancel Help

- 1. Open the Implementation options and point new constraint file (ucf)
- 2. Disable all implementation steps except the P&R



3. Re-run implementation

