

## Tutorial 5: Verilog-top Mix-HDL Simulation


This tutorial will guide you to carry out the verilog simulation (including gate-level simulation) with the course provided TSMC0.25um library. For those who use VHDL language for the course project, you can just follow the tutorial 1-4 for your coding, synthesis, simulation and layout. **For those who use verilog, please do have a look at this tutorial and it is useful especially for your gate-level simulation.**

1. Write the verilog behavior code and verilog testbench for your project design. Carry out the VCS simulation to verify the function of your code.
2. Synthesis your behavior code with the synopsys tool `design_analyzer`. You can follow the steps in tutorial 1 for the synthesis. **Before synthesis, do check the files (including hidden files) in the folder where you invoke `design_analyzer` by “`ls -a`”.**  
2 hidden files should be inside the folder with the name `.synopsys_dc.setup` and `.synopsys_vss.setup`. The 2 files can be copied from the folder `/staff/ee/dept/public/elec516/template_vtvt/synopsys/syn/`
3. After you synthesized the design, you should save it in VHDL and verilog format separately as stated in step 27(tutorial 1) and step 1(tutorial 2). The files are the gate-level description of your synthesized design. VHDL format is for you gate-level simulation and verilog file is for your layout place and route.

Since our provided TSMC0.25um timing library is in VHDL format, you gate-level netlist should also be in VHDL. However, your top level testbench may be in verilog. The following steps will guide you to carry out the mix-HDL simulation with the verilog testbench.

Here, 3 files are provided for a simple example. File “`mux_compiled.vhd`” is the gate-level netlist description of the mux design after the synthesis. File “`cfg_mux_unit.vhd`” is the configuration file. File “`tb_mux.v`” is the verilog testbench.

The relationship between the 3 files is shown below.



- 3.1. Write the configuration file for the gate-level netlist. The format is

```
configuration configuration_file_name of gate-level_design_entity_name is  
for gate-level_design_architecture_name  
end for;  
end configuration_file_name;
```

- 3.2. Go to the simulation directory. **Before simulation, check the file (including the hidden file) in the folder by “`ls -a`”.** A file should be inside named `.synopsys_vss.setup`. If you don't have the file, you can copy it from the folder `/staff/ee/dept/public/elec516/template_vtvt/synopsys/sim/`
- 3.3. Analyze the design and sub-design VHDL or verilog code.

If it is VHDL file, use the command

```
vhdlan your_VHDL_sub-design_name
```


If it is verilog file, use the command

*vlogan your\_verilog\_sub-design\_name*

After that, analyze the configuration file

*vhdlan configuration\_file\_name*

In our example, I analyzed the synthesized mux gate-level VHDL netlist and configuration file:



```
1:eesu45.ee.ust.hk - eesu45 - SSH Secure Shell
File Edit View Window Help
Quick Connect Profiles
eesu45:shaohui:122> clear
eesu45:shaohui:123> vlogan ../Mix-sim/mux_compiled.vhd
Synopsys 1076 VHDL Analyzer Version 7.2 -- Dec 07, 2004

Copyright (c) 1990-2004 by Synopsys, Inc.
ALL RIGHTS RESERVED
This program is proprietary and confidential information
of Synopsys, Inc. and may be used and disclosed only as
authorized in a license agreement controlling such use
and disclosure.


Parsing design file '../Mix-sim/mux_compiled.vhd'
eesu45:shaohui:124> vhdlan ../Mix-sim/cfg_mux_unit.vhd
Synopsys 1076 VHDL Analyzer Version 7.2 -- Dec 07, 2004

Copyright (c) 1990-2004 by Synopsys, Inc.
ALL RIGHTS RESERVED
This program is proprietary and confidential information
of Synopsys, Inc. and may be used and disclosed only as
authorized in a license agreement controlling such use
and disclosure.

Parsing design file '../Mix-sim/cfg_mux_unit.vhd'
eesu45:shaohui:125>
Connected to eesu45.ee.ust.hk SSH2 - aes128-cbc - hmac-md5 - none 90x26 NUM
```

3.4. Use VCS to carry out the gate-level simulation with the verilog testbench by command

*vcs -RI -mhdl verilog\_testbench\_name &*



```
VirSim - Interactive - SIM - H - VCS
File Edit Sim View Window Help
EGroup0 SIM
History
Chronologic VCS simulator copyright 1991-2004
Contains Synopsys proprietary information.
Compiler version 7.2; Runtime version 7.2; Jun 7 16:33 2007

$stop at time 0
cli_0
Command
cli_1 >
User Defined Buttons
Control Show Scope Breakpoints
Continue Drivers Scope Show
Next Loads Upscope Break Change
Step 0 Ports Scopes Local Break @posedge
Break @posedge
Simulator Control
Step Time 20 OK Cancel
Scope tb_mux_mix_vlog OK Cancel
Time 0 (1 ps)
Status Stopped
1:eesu45.ee.ust.hk - eesu45 - SSH Secure Shell
File Edit View Window Help
Quick Connect Profiles
eesu45:shaohui:127> vcs -RI -mhdl ../Mix-sim/tb_mux.v &
[3] 9263
eesu45:shaohui:128> Doing common elaboration
**** Using runtime library /usr/eelocal/synopsys/vcs_mx7.2/sparc085/lib/libvcsfnew.so inst
ead of /usr/eelocal/synopsys/vcs_mx7.2/sparc085/lib/libvcs.a...
**** Using loader /usr/ccs/bin/ld instead of cc ...
Chronologic VCS (TM)
Version 7.2 -- Thu Jun 7 16:32:24 2007
Copyright (c) 1991-2004 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

***** Warning: ACC/CLI capabilities have been enabled for the entire design.
For faster performance enable module specific capability in pii.tab file
Parsing design file '../Mix-sim/tb_mux.v'
Top Level Modules:
tb_mux_mix_vlog
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module mux_unit
Connected to eesu45.ee.ust.hk SSH2 - aes128-cbc - hmac-md5 - none 101x25 NUM
```

After that, the virsim simulation window will pop up and you can check the simulation results there.

A more complex sample design for verilog VHDL mix simulation can be found in folder

*/staff/ee/dept/public/elec516/template\_vtvt/synopsys/MixedHDL*