











Georgia Tech	Revisit the Example
architecture behavior of inflate is begin process (x, y, z, sel) is variable s1, s2: std_logic; begin w <= '0'; output signal set to a defau if (sel = '1')then s1:= x and z; body generates s2:= s1 xor y; w <= s2 and s1; end if;	It value to avoid latch inference s combinational logic
end process; end architecture behavior; x z y sel	
	ECE 4170 (7)





















Georgia Tech Inference Using	g Signals vs. Variables
library IEEE; use IEEE.std_logic_1164.all; entity sig_var is port (sel : in std_logic; x, y, z: in std_logic; v, w: out std_logic ); end entity sig_var; architecture behavior of sig_var is signal sig_s1 : std_logic; begin process (x, y, z, sel) is variable var_s1: std_logic;	L1: if (sel = '1')then sig_s1 <= x and z; v <= sig_s1 xor y; end if; L2: if (sel = '0') then var_s1 := x and z; v <= var_s1 xor y; end if; end process; end architecture behavior;
<ul> <li>Variable synthesized to a to a latch</li> <li>Why is a latch inferred at are covered?</li> </ul>	wire vs. signal synthesized all since all execution paths
	ECE 4170 (18)







Georgia Tech	Example: Counter
	entity counter is port (clk, reset : in std_logic; res : out unsigned (3 downto 0)); end entity counter;
	<pre>architecture behavior of counter is begin process (clk, reset) is variable var_count : unsigned (3 downto 0); begin if (rising_edge (clk)) then if (reset = '1') then res &lt;= "0000"; else</pre>
	ECE 4170 (22)















Georgia Tech			State	Encodings
	State	Sequential	Gray Code	One Hot
	0	000	000	00000001
	1	001	001	00000010
	2	010	011	00000100
	3	011	010	00001000
	4	100	110	00010000
	5	101	111	00100000
	6	110	101	0100000
	7	110	100	1000000
•	Goal: optin	rel constructs f nize area or sp it illegal states	beed	ed encodings
				ECE 4170 (30)

























