



**10KH** (adj.) A family of ECL devices. Circuits are temperature compensated. See also: ECL, 100K, temperature compensation.

**100K** (adj.) A family of ECL devices. Circuits are both temperature and voltage compensated. They have lower power dissipation and higher speed than their 10KH counterparts. See also: ECL, temperature compensation, voltage compensation, power dissipation, 10KH.

## A

**active high** (adj.) See polarity.

**active low** (adj.) See polarity.

**ALS** (adj.) Advanced Low-power Schottky TTL family. Characterized as a lower power version of the AS family, and actually faster and lower power than the LS family. See also: AS, LS, TTL, Schottky TTL.

**AND** 1. (adj.) One of the three elementary logic functions. Result of the AND operation is true if and only if all operands are true. 2. (v.t.) To perform the AND operation.

**AS** (adj.) Advanced Schottky TTL family. High-speed versions of the standard Schottky TTL family. Generally use oxide isolated technology for very high speed. See also: Schottky TTL, TTL, oxide isolation.

**assertive high** (adj.) Same as “active high”. See polarity.

**assertive low** (adj.) Same as “active low”. See polarity.

**astable** (adj.) Describes a system which has no stable state. Such a system will oscillate. Astable circuits can be used to generate timing and synchronizing clock signals. See also: bistable, monostable.

**asynchronous** 1. (adj.) Describes a sequential logic system wherein operations are not synchronized to a common clock. 2. (adj.) Describes signals whose behavior and timing are completely unrelated to a particular clock. Such signals can either be random or based on another clock which has a different frequency. 3. (adj.) Describes a communication protocol whereby the timing of various operations is not determined by a system clock, but rather by events whose relationships are known, but whose exact timing cannot be precisely predicted. See also: sequential, clock, synchronous.

## B

**BCD** (n.) Binary Coded Decimal. Decimal numbers in 4-bit binary.

**binary** (adj.) Having only two possible states, which can be variously called on/off, I/O, true/false, high/low, etc.

**bipolar** (adj.) One of the two basic types of transistor. In logic design, used for TTL, ECL, and I<sup>2</sup>L families. See also: TTL, ECL, I<sup>2</sup>L, MOS.

**bistable** (adj.) Describes a system which has 2 stable states. Any other state is unstable, and will eventually change to one of the stable states. A flip-flop is the most common electronic bistable circuit. See also: flip-flop, astable, monostable.

**bit** 1. (n.) Binary Digit. One unit of binary information 2. (n.) A measure of the storage capacity of a memory chip. See also: binary.

**blank** (adj.) Describes the state of a programmable cell after manufacturing, and before any programming, or, in the case of an erasable device, after erasure. Opposite of “programmed”. See also: programmable cell, programmed, program, erase.

**buffer** (n.) A logic gate which performs the logic identify function; i.e., the input is passed through unchanged. Used to isolate various parts of a system, or to provide voyage or current amplification.

## C

**chip** (n.) A single piece of semiconductor material which contains an integrated circuit. Sometimes called a die if not in a package. See also: integrated circuit, die, package.

**clock** 1. (adj.) A signal used to synchronize the operation of a system. 2. (adj.) An input to a clocked flip-flop. The flip-flop will not change state until an appropriate pulse appears at the clock input. 3. (n.) A circuit which generates a clock signal. 4. (v.t.) To pulse the clock signal or the clock input of a clocked flip-flop. See also: flip-flop, clocked flip-flop.

**clocked flip-flop** (n.) A flip-flop that does not change state until a clock signal is received. See also: flip-flop, unclocked flip-flop, clock.

**CMOS** (n., adj.) Complementary MOS. A type of circuit which makes use of both N-channel and P-channel

MOS transistors. Many CMOS logic circuits consume no power when not actually switching. See also: MOS, NMOS, PMOS, standby power.

**combinational** (adj.) See combinatorial.

**combinatorial** (adj.) Refers to a logic circuit which implements logic functions of present input signals only. Also called combinational. See also: sequential.

**complement** 1. (adj.) Refers to a signal which is identical to some reference signal, except that it is of opposite polarity. Opposite of “true”. 2. (v.t.) To invert. See also: true, polarity, invert.

**complementary** (adj.) Refers to logic device outputs which implement identical logic functions, but with opposite polarities. Used on some PLDs and ECL devices. See also: polarity, PLD, ECL.

## D

**decimal** (adj.) Based on the number 10.

**die** (n.; plural: dice) Same as a chip, particularly before being placed in a package. See also: chip, package.

**digit** (n.) Any number from 0 to 9.

**DIP** (n.) Dual In-line Package. The most common integrated circuit package. It is rectangular in shape, with widths ranging from .300 inch to .900 inch, and has vertical leads along the length. See also: integrated circuit, package.

**disable** 1. (v.t.) To turn off a three-state output. 2. (v.t.) To inhibit another function, such as “disabling the clock”. See also: three-state, enable.

**download** 1. (v.t.) To pass data from one machine to a less complex machine. 2. (n.) The act of downloading data. See also: upload.

## E

**ECL** (n., adj.) Emitter Coupled Logic family. An extremely high-speed family of bipolar logic and memory devices. See also: bipolar.

**EE cell (E<sup>2</sup> cell)** (n.) A floating gate cell which can be both programmed and erased with electrical signals.

**EEPROM** (n.) Electrically Erasable Programmable Read-Only Memory. A nonvolatile read-only memory device which can be erased and reprogrammed, both with special electrical signals. See also: program, erase, EPROM, PROM, ROM, RAM, nonvolatile.

**enable** 1. (v.t.) To turn on a three-state output. 2. (adj.) By itself, usually refers to a pin which is used to enable a three-state output. Also called “output enable”. 3. (adj.) Used with other function names, indicates a qualifier or inhibitor of the function. For example, “clock enable” is a

function which qualifies the clock function. 4. (v.t.) To allow a signal which has been disabled to function; for example, “enabling the clock” removes any restraint which may disable the clock signal. See also: three-state, disable.

**EPROM** (n.) Erasable Programmable Read-Only Memory. A non-volatile read-only memory device which can be erased and reprogrammed. Erasure is accomplished by exposing the die to ultraviolet light for a period of time. Die must be packaged in a windowed package to allow erasure. See also: program, erase, EEPROM, PROM, ROM, RAM, non-volatile, windowed package.

**erase** 1. (v.t.) To return a programmed device to its blank state. Opposite of “program”. 2. (v.t.) To return an individual programmable cell to its blank state. See also: blank, programmable cell, program.

**ESD** (n.) Electrostatic Discharge. The natural physical event of the transferring of electrical charges. If uncontrolled, ESD can destroy or degrade both CMOS and bipolar semiconductor devices with inadequate on-chip protection circuitry and/or insufficient packaging and handling protection. See also: ESDS Device, CMOS, bipolar.

**ESDS Device** (n.) Electrostatic Discharge Sensitive Device. A device which is sensitive to damage at certain levels of ESD. Three classes exist at ESD levels of up to 1999 V, to 3999 V and above 4000 V. See also: ESD.

## F

**finite state machine (FSM)** (n.) A machine which can be in one of a finite number of states. Often used for logic circuits which sequence through various states. Such a circuit is referred to as sequential. See also: sequential.

**flip-flop** (n.) A bistable digital circuit. The simplest variety is called an S-R flip-flop. Other types are J-K, T, and D-type. May be unclocked or clocked. See also: bistable, unclocked flip-flop, clocked flip-flop.

**floating gate** (n.) A gate on an MOS transistor which is not connected to anything. Used to store charge; forms the basis of UV cells and EE cells. See also: MOS, gate, UV cell, EE cell.

**FPGA** 1. (n.) Field Programmable Gate Array. A high-density PLD with multiple levels of logic and programmable interconnect. 2. (n.) Field Programmable Gate Array. An array of logic gates whose configuration can be programmed by the customer. The gates are often NAND gates, but can also be NOR gates. See also: gate, program, NAND, NOR.

**FPLA** (n.) Field Programmable Logic Array. See PLA.

**FPLS** (n.) Field Programmable Logic Sequencer. A programmable logic device which is intended for sequencing or state machine applications. See also: finite state machine.

**functionally complete** (adj.) Refers to a logic operation or group of operations from which any complex logic function can be built. The NAND and NOR operators are functionally complete. See also: NAND, NOR.

**fuse** (n.) As used in programmable logic, usually refers to a lateral metal link fuse. See also: lateral fuse.

**fuse map** (n.) A graphic representation of the contents of a PLD. The state of each connection (fuse or other programmable cell) is represented, usually with "X" indicating an intact connection, and "-" indicating an open connection. See also: PLD, programmable cell.

## G

**gate** 1. (n.) A fundamental logic element. The elementary gates provide NOT, AND, and OR logic functions. 2. (n.) The control terminal of a gated D-type latch. See also: latch, gated latch.

**gate array** (n.) A logic device which consists of an array of logic gates (usually NAND) which can be interconnected during fabrication. A custom metallization pattern is used to configure the desired functions. See also: gate, NAND, metallization.

**gate equivalency** (n.) A rough measure of the complexity of a digital logic integrated circuit. Indicates the approximate number of discrete logic gates that would be needed to implement the same function. See also: gate.

**gated latch** (n.) Generally refers to an unlocked D-type flip-flop which has a control signal called a gate. When the gate is "open", the flip-flop output follows the data input. When the gate is "closed", the output holds its current state. Also called a transparent latch. See also: flip-flop, unlocked flip-flop, gate, latch.

## H

**HAL<sup>®</sup> device** (n.) Hard Array Logic device. A version of a PAL device which is configured during fabrication with a custom metallization pattern. HAL is a registered trademark of Advanced Micro Devices. See also: PAL device, metallization.

## I

**I<sup>2</sup>L (IIL)** (n., adj.) Integrated Injection Logic. A less common bipolar logic design technique which, when used, is found primarily in portions of LSI and VLSI circuits. See also: bipolar, LSI, VLSI.

**Integrated circuit** (n.) An electronic device which has many transistors and other semiconductor components integrated onto one piece of silicon. Often abbreviated IC.

**Invert** (v.t.) To perform the logical NOT function on a digital signal. To reverse the polarity of a digital signal. See also: polarity, NOT.

**Inverter** (n.) A logic gate which performs logical inversion, or the NOT operation. See also: gate, NOT.

**I/O (Input/Output)** 1. (n.) The methods and equipment used to pass information into and/or out of a system or device. 2. (adj.) On a programmable logic device, a pin which can function as an input and/or an output.

## J

**JEDEC** 1. (n.) Joint Electronic Device Engineering Council. A council which creates, approves, arbitrates, and/or oversees industry standards for electronic devices. 2. (adj.) In programmable logic, refers to a computer file containing information about the programming of a device. The file format is a JEDEC-approved standard. Used for downloading to programmers. See also: program, programmer, download.

**junction isolation** (n.) A bipolar integrated circuit fabrication technique which uses P-N junctions to isolate transistors. This is the original integrated circuit technology, and is being supplanted by oxide isolation in places where speed is critical. See also: oxide isolation, bipolar.

## K

**Karnaugh map** (K-map) (n.) A graphic tool for minimizing sum-of-products or product-of-sums logic functions. Useful for up to six logic variables. See also: sum-of-products, product-of-sums.

## L

**latch** 1. (n.) A type of flip-flop. Means different things to different people. In general, an unlocked flip-flop. Sometimes used to refer specifically to a gated D-type flip-flop. 2. (v.t.) To capture a signal in a latch. See also: flip-flop, unlocked flip-flop, gate, gated latch.

**latch up** (v.t.) To enter the latch-up condition. See also: latch-up.

**latch-up** (n.) A condition in which a circuit draws uncontrolled amounts of current, and certain voltages are forced, or "latched-up" to some level. Used especially in reference to CMOS devices, which can latch up if the operating conditions are violated. See also: CMOS, latch up.

**lateral fuse** (n.) A thin metal link which is disconnected when programmed. Connected in the blank state, disconnected in the programmed state. Usually just called a "fuse". See also: program, programmed, blank.

**LCC** (n.) Leadless Chip Carrier. A ceramic integrated circuit package having no leads. Connection is made to metal contacts which are flush with the package. See also: integrated circuit, lead, package.

**lead** (n.) [lēd] A metal conductor which provides a connection from the inside of an integrated circuit package to the outside world for soldering or other mounting techniques. See also: integrated circuit.

**logic array** (n.) Generally an array of programmable cells which attach inputs to logic gates of a specified type. See also: program, gate, programmable cell.

**logic simulation** (n.) A means whereby a logic design can be evaluated on a computer before actually being built. The computer simulates the behavior of the components to predict the behavior of the overall circuit.

**LS** (adj.) Low-power Schottky TTL family. Lower power version of the standard Schottky TTL family. See also: TTL, Schottky TTL.

**LSI** (adj.) Large-Scale Integration. A rough measure of the complexity of a digital circuit. Characterized as having 100–5000 gate equivalents for logic chips, or 1 K–16 K bits for memory chips. See also: gate equivalent, bit, VLSI, SSI, MSI.

## M

**macrocell** (n.) Typically the output cell of a PLD, containing a flip-flop and path multiplexers.

**maxterm** (n.) A sum in the canonical product-of-sums form. Each maxterm contains every input variable, in either true or complemented form. See also: product-of-sums, true, complement.

**metallization** (n.) The process of connecting the various elements of an integrated circuit or printed circuit board by placing a layer of metal over the entire wafer or board, and then selectively etching away unwanted metal. A photolithographic mask defines the pattern of connections. See also: integrated circuit, wafer, printed circuit board.

**minterm** (n.) A product in the canonical sum-of-products form. Each minterm contains every input variable, either in true or complemented form. See also: sum-of-products, true, complement.

**monolithic** (adj.) In the electronics industry, refers to a circuit which has been integrated onto one semiconductor chip. Integrated circuits are monolithic by definition. See also: integrated circuit.

**monostable** (adj.) Describes a system which has 1 stable state. Any other state is unstable, and will eventually

change to the stable state. The most common monostable circuit is a “one-shot”. See also: bistable, astable.

**MOS** (n., adj.) Metal-Oxide-Semiconductor transistor. One of the two basic types of transistor. In logic design, used for NMOS, PMOS, and CMOS families. See also: NMOS, PMOS, CMOS, bipolar.

**MSI** (adj.) Medium-Scale Integration. A rough measure of the complexity of a digital logic circuit. Characterized as having 10–100 gate equivalents. See also: gate equivalent, SSI, LSI, VLSI.

## N

**NAND** (adj.) Not AND. A commonly used logic gate which is equivalent to an AND gate followed by an inverter. The NAND logic operation is functionally complete. See also: gate, inverter, functionally complete, AND.

**negative logic** (n.) A physical implementation of logic wherein a low voltage level represents a logic 1, or “true”, and a high voltage level represents a logic 0, or “false”. See also: positive logic, polarity.

**NMOS** (n., adj.) N-channel MOS. A type of circuit which makes exclusive use of N-channel MOS transistors. See also: MOS, PMOS, CMOS.

**non-volatile** (adj.) Refers to memory devices which do not lose their contents when power is removed. See also: volatile.

**NOR** (adj.) Not OR. A logic gate which is equivalent to an OR gate followed by an inverter. The NOR logic operation is functionally complete. See also: gate, inverter, functionally complete, OR.

**NOT** (adj.) One of the three elementary logic functions. Unary operation whose result is true if and only if the operand is false.

## O

**OR 1.** (adj.) One of the three elementary logic functions. Result of the OR operation is false if and only if all operands are false. 2. (v.t.) To perform the OR operation.

**OTP** (adj.) One-Time Programmable. Refers to programmable devices which are UV-erasable, but which are not packaged in windowed packages. As a result, there is no way to erase the device, making it programmable only once. See also: program, erase, UV-erasable, windowed package.

**oxide isolation** (n.) A bipolar integrated circuit fabrication technique which uses silicon oxide to isolate transistors. This results in higher speed and density. See also: junction isolation, bipolar.

## P

**package** (n.) The encasement which protects a die and provides convenient electrical contact to the die. Materials used are generally ceramic or plastic compounds. There are a variety of shapes and sizes. See also: die.

**PAL device** (n.) Programmable Array Logic device. A PLD which implements logic via a programmable AND logic array driving a fixed OR logic array. PAL is a registered trademark of Advanced Micro Devices. See also: program, logic array, sum-of-products, PLD, AND, OR.

**PLA** (n.) Programmable Logic Array. A programmable logic device which implements sum-of-products logic via a programmable AND logic array driving a programmable OR logic array. See also: program, logic array, sum-of-products, AND, OR.

**PLCC** (n.) Plastic Leaded Chip Carrier. A molded plastic integrated circuit package with leads shaped like a “J” (J-leads). Intended for surface mounting. See also: integrated circuit, lead, surface mounting, package.

**PLD** (n.) Programmable Logic Device. Generic term for a logic device whose function can be configured by the customer after purchase. See also: program.

**PMOS** (n., adj.) P-channel MOS. A type of circuit which makes exclusive use of P-channel MOS transistors. See also: MOS, NMOS, CMOS.

**polarity** (n.) Specifies the sense of “active” and “inactive”, or “true” and “false” in a digital signal. “Active high” represents “true” as a high signal; “active low” represents “true” as a low signal.

**positive logic** (n.) A physical implementation of logic wherein a high voltage level represents a logic 1, or “true”, and a low voltage level represents a logic 0, or “false”. See also: negative logic, polarity.

**power dissipation** (n.) The amount of electrical power used by a device. Calculated as the product of the operating voltage and current. Measured in watts (W) or milliwatts (mW), as appropriate. Sometimes incorrectly used to refer to the operating current only.

**printed circuit board (PC board, PCB)** (n.) A board for assembling electrical components. Component connections are made by metal traces which have been fabricated through a metallization process. See also: trace, metallization.

**product-of-sums (POS)** (adj.) A representation of a logic function where the input signals are individually inverted (if necessary), then ORed together to form sums which are ANDed together. Any combinatorial logic function can be represented in product-of-sums form. See also: sum-of-products, combinatorial, AND, OR.

**product term (pterm, p-term)** (n.) An AND gate in a PLD which implements sum-of-products logic. See also: sum-of-products, PLD, AND, gate.

**product term sharing** (n.) See product term steering.

**product term steering** (n.) A means whereby product terms in a PAL device can be routed to one of two device outputs, instead of being dedicated only to one output. Sometimes called “product term sharing”. See also: product term, PAL device.

**program** 1. (v.t.) As used in programmable logic, to configure a blank device so that it can perform some desired function. Applies to memory and logic devices. Opposite of “erase”. 2. (v.t.) To change an individual programmable cell from a blank state to a programmed state. See also: blank, programmable cell, programmed, erase.

**programmable cell** (n.) Any of a variety of cells which can be altered by applying certain electrical signals. Various types are lateral and vertical fuses, UV cells, E<sup>2</sup> cells, and even RAM cells. All but RAM cells are non-volatile. See also: lateral fuse, vertical fuse, UV cell, E<sup>2</sup> cell, RAM cell, non-volatile, volatile.

**programmed** (adj.) Describes the state of a programmable cell or device after programming. Opposite “blank”.

**programmer** (n.) A device or machine used for configuring, or “programming”, PLDs or PROMs. See also: program, PLD, PROM.

**PROM** (n.) Programmable Read-Only Memory. A non-volatile memory device whose contents are programmed by the customer. Once programmed, it cannot be erased. Also functions as a PLD with a fixed AND logic array which drives a programmable OR logic array. See also: program, erase, EEPROM, EPROM, ROM, RAM, non-volatile, AND, OR, logic array.

## R

**RAM** (n.) Random-Access Memory. Sometimes called read/write memory. A type of memory device which can be written to and read at any time. Such memory is volatile. Actually a misnomer, since most types of memories can be accessed randomly. The distinguishing feature is the fact that RAM is designed specifically to be written to in normal usage. See also: ROM, volatile.

**RAM cell** (n.) A cell which is used make one bit of volatile memory in a RAM. Can also form the basis of a programmable logic connectivity array. See also: RAM, volatile.

**ROM** (n.) Read-Only Memory. A nonvolatile memory device which has its contents defined when manufactured. No changes can be made to the memory contents. See also: PROM, EPROM, EEPROM, RAM, nonvolatile.

## S

**Schottky TTL** (adj.) Family of TTL devices which make use of Schottky diodes for higher speed. See also: TTL.

**security fuse** (n.) A PLD feature which allows a user to “secure” the PLD after programming. This prevents subsequent copying of the contents of the PLD. See also: PLD, program.

**semicustom** (adj.) Refers to a circuit which has been partially designed by the device vendor, and partially designed, or configured, by the customer. Primary types are PLDs, gate arrays, and standard cell circuits. See also: PLD, gate array, standard cell.

**sequential** (adj.) Refers to a logic circuit whose operation depends both on present input signals and previous operations, or states. Requires some kind of memory (usually flip-flops) for remembering past states. See also: flip-flop, combinatorial.

**SSI** (adj.) Small Scale Integration. A rough measure of the complexity of a digital logic circuit. Characterized as having less than 10 gate equivalents. See also: gate equivalent, MSI, LSI, VLSI.

**standard cell** (n.) A method of designing semicustom or full custom circuits whereby predefined cells are brought together to provide the specified function. Unlike gate arrays, all fabrication steps are customized, instead of just the metallization step. See also: semicustom, gate array, metallization.

**standby power** (n.) The power consumed by a device when none of the device inputs are switching. Usually used in reference to CMOS devices, many of which consume practically no standby power. See also: CMOS.

**sum-of-products** (SOP) (adj.) A representation of a logic function where the input signals are individually inverted (if necessary), then ANDed together to form products which are ORed together. Any combinatorial logic function can be represented in sum-of-products form. See also: product-of-sums, combinatorial, AND, OR.

**surface mounting** (n.) A printed circuit board assembly technique whereby the integrated circuit packages are placed on the board with no leads protruding through to the other side. Packages can thus be mounted on both sides of the board. See also: printed circuit board, lead, through-hole mounting.

**synchronous** 1. (adj.) Describes a sequential logic system wherein all operations are synchronized to a

common clock. 2. (adj.) Describes signals whose behavior and timing are synchronized to a clock. 3. (adj.) Describes a communication protocol whereby the timing of various operations is determined by a system clock. See also: sequential, clock, asynchronous.

## T

**temperature compensation** (n.) A circuit feature which allows some electrical characteristics to remain relatively constant with some variation in operating temperature.

**three-state** (adj.) A type of logic device output which can be in one of three-states: HIGH, LOW, and OFF, or High-Z (high impedance). When enabled (on), performs as a normal binary output. When disabled (off), acts as an open pin. See also: enable, disable, binary.

**through-hole mounting** (n.) A printed circuit board assembly technique whereby the leads of the various components extend through holes in the board. These leads are then soldered from the opposite side of the board. See also: printed circuit board, lead, surface mounting.

**trace** 1. (n.) During logic simulation, the behavior of a signal or group of signals. The results can sometimes be stored in a “trace file” on disk for later analysis. 2. (n.) A thin layer of metal on a printed circuit board which provides connections between components. Performs the function of a wire. See also: logic simulation, printed circuit board.

**transparent latch** (n.) See gated latch.

**TRI-STATE®** (adj.) See three-state. TRI-STATE is a registered trademark of National Semiconductor Corp.

**true** (adj.) Refers to a signal which is identical to some reference signal, with the same polarity. Opposite of “complement”. See also: complement, polarity.

**TTL** (adj.) Transistor-Transistor Logic family. The most widely used family of bipolar logic devices. The name refers to the particular circuit design technique used. See also: bipolar.

## U

**unclocked flip-flop** (n.) A flip-flop that changes state as soon as the appropriate controls are applied. See also: flip-flop, clocked flip-flop.

**upload** 1. (v.t.) To pass data from one machine to a more complex machine. 2. (n.) The act of uploading data. See also: download.

**UV cell** (n.) A floating gate cell which can be erased by exposure to ultraviolet (UV) light. See also: floating gate, erase.

**UV-erasable** (adj.) Refers to devices or programmable cells which can be erased when exposed to ultraviolet (UV) light for a period of time. See also: programmable cell, erase.

## V

**vertical fuse** (n.) A transistor arranged such that the emitter and base are shorted together when programmed. Disconnected in the blank state, connected in the programmed state. See also: program, programmed, blank.

**VLSI** (adj.) Very Large Scale Integration. A rough measure of the complexity of a digital circuit. Characterized as having 5000 or more gate equivalents for logic chips, or 16K or more bits for memory chips. See also: gate equivalent, bit, SSI, MSI, LSI.

**volatile** (adj.) Refers to memory devices which lose their contents when power is removed. See also: non-volatile.

**voltage compensation** (n.) A circuit feature which allows some electrical characteristics to remain relatively constant with some variation in the supply voltage.

## W

**wafer** (n.) A round slice of very pure silicon which is used in the fabrication of integrated circuits. Several circuits can be built on one wafer. See also: integrated circuit.

**windowed package** (n.) A package which has a quartz window in the lid directly over the die. This makes it possible to expose the die to ultraviolet light for erasing the device. See also: erase, die, package.