



MACH 4 CPLD Family

High Performance EE CMOS Programmable Logic



FEATURES

- ◆ **High-performance, EE CMOS 3.3-V & 5-V CPLD families**
- ◆ **Flexible architecture for rapid logic designs**
 - Excellent First-Time-Fit™ and refit
 - SpeedLocking™ for guaranteed fixed timing
 - Central, input and output switch matrices for 100% routability and 100% pin-out retention
- ◆ **High speed**
 - 5.0ns t_{PD} Commercial and 7.5ns t_{PD} Industrial
 - 182MHz f_{CNT}
- ◆ **32 to 256 macrocells; 32 to 384 registers**
- ◆ **44 to 256 pins in PLCC, PQFP, TQFP and BGA packages**
- ◆ **Advanced capabilities for easy system integration**
 - 3.3-V & 5-V JEDEC-compliant operations
 - JTAG (IEEE 1149.1) compliant for boundary scan testing
 - 3.3-V & 5-V JTAG in-system programming
 - PCI compliant (-50/-55/-60/-65/-7/-10/-12 speed grades)
 - Safe for mixed supply voltage system designs
 - Programmable pull-up or Bus-Friendly™ inputs and I/Os
 - Hot-socketing
 - Programmable security bit
 - Individual output slew rate control
- ◆ **Flexible architecture for a wide range of design styles**
 - D/T registers and latches
 - Synchronous or asynchronous mode
 - Dedicated input registers
 - Programmable polarity
 - Reset/ preset swapping
- ◆ **Advanced EE CMOS process provides high-performance, cost-effective solutions**
- ◆ **Supported by Vantis DesignDirect™ software for rapid logic development**
 - Supports HDL design methodologies with results optimized for Vantis
 - Flexibility to adapt to user requirements
 - Software partnerships that ensure customer success
- ◆ **Vantis and third-party hardware programming support**
 - VantisPRO™ (formerly known as MACHPRO®) software for in-system programmability support on PCs and automated test equipment
 - Programming support on all major programmers including Data I/O, BP Microsystems, Advin, and System General



Table 1. MACH 4 Device Features^{1,2}

Feature	M4-32/32 M4LV-32/32	M4-64/32 M4LV-64/32	M4-96/48 M4LV-96/48	M4-128/64 M4LV-128/64	M4-128N/64 M4LV-128N/64	M4-192/96 M4LV-192/96	M4-256/128 M4LV-256/128
Macrocells	32	64	96	128	128	192	256
Maximum User I/O Pins	32	32	48	64	64	96	128
t _{PD} (ns)	7.5	7.5	7.5	7.5	7.5	7.5	7.5
f _{CNT} (MHz)	111	111	111	111	111	111	111
t _{COS} (ns)	5.5	5.5	5.5	5.5	5.5	5.5	5.5
t _{SS} (ns)	5.5	5.5	5.5	5.5	5.5	5.5	5.5
Static Power (mA)	25	25	50	70	70	85	100
JTAG Compliant	Yes	Yes	Yes	Yes	No	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Notes:

1. For information on the M4-96/96 device, please refer to the M4-96/96 datasheet at www.vantis.com.
2. "M4-xxx" is for 5-V devices. "M4LV-xxx" is for 3.3-V devices.

Table 2. MACH 4A Device Features^{1,2}

Feature	M4A3-32/32 M4A5-32/32	M4A3-64/32 M4A5-64/32	M4A3-96/48 M4A5-96/48	M4A3-128/64 M4A5-128/64	M4A3-192/96 M4A5-192/96	M4A3-256/128 M4A5-256/128
Macrocells	32	64	96	128	192	256
Maximum User I/O Pins	32	32	48	64	96	128
t _{PD} (ns)	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	182
t _{COS} (ns)	4.0	4.0	4.0	4.0	4.0	4.0
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0
Static Power (mA)	TBD	TBD	TBD	TBD	TBD	TBD
JTAG Compliant	Yes	Yes	Yes	Yes	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes

Notes:

1. All information on MACH 4A devices is Advance Information. Please contact a Vantis sales representative for details on availability.
2. "M4A5-xxx" is for 5-V devices. "M4A3-xxx" is for 3.3-V devices.



GENERAL DESCRIPTION

The MACH[®] 4 family from Vantis offers an exceptionally flexible architecture and delivers a superior Complex Programmable Logic Device (CPLD) solution of easy-to-use silicon products and software tools. The overall benefits for users are a guaranteed and predictable CPLD solution, faster time-to-market, greater flexibility and lower cost. The MACH 4 devices offer densities ranging from 32 to 256 macrocells with 100% utilization and 100% pin-out retention. Both the MACH 4 and the MACH 4A families offer 5-V (M4-xxx and M4A5-xxx) and 3.3-V (M4LV-xxx and M4A3-xxx) operation.

All MACH 4 products are 5-V or 3.3-V in-system programmable through the JTAG (IEEE Std. 1149.1) interface. JTAG boundary scan testing capability also allows product testability on automated test equipment for device connectivity.

All MACH 4 family members deliver First-Time Fit and easy system integration with pin-out retention after any design change and refit. With multi-tiered central switch matrices, enhanced logic arrays, intelligent logic allocators with an XOR gate and multi-clocking, the MACH 4 family has D or T-type registers and latches as well as synchronous/asynchronous logic and flexible set/reset capabilities. For both 3.3-V and 5-V operations, MACH 4 products can deliver guaranteed fixed timing as fast as 5.0 ns t_{PD} and 182 MHz f_{CNT} through the SpeedLocking feature when using up to 20 product terms per output (Tables 3 and 4).

Table 3. MACH 4 Speed Grades

Device	Speed Grade ¹					
	-7	-10	-12	-14	-15	-18
M4-32/32 M4LV-32/32	C	C, I	C, I	I	C	I
M4-64/32 M4LV-64/32	C	C, I	C, I	I	C	I
M4-96/48 M4LV-96/48	C	C, I	C, I	I	C	I
M4-128/64 M4LV-128/64	C	C, I	C, I	I	C	I
M4-128N/64 M4LV-128N/64	C	C, I	C, I	I	C	I
M4-192/96 M4LV-192/96	C	C, I	C, I	I	C	I
M4-256/128 M4LV-256/128	C	C, I	C, I	I	C	I

Note:

1. C = Commercial, I = Industrial



Table 4. MACH 4A Speed Grades

Device	Speed Grade ^{1, 2}							
	-50	-55	-60	-65	-7	-10	-12	-14
M4A3-32/32 M4A5-32/32	C	C	C	C	C, I	C, I	C, I	I
M4A3-64/32 M4A5-64/32	C	C	C	C	C, I	C, I	C, I	I
M4A3-96/48 M4A5-96/48	C	C	C	C	C, I	C, I	C, I	I
M4A3-128/64 M4A5-128/64	C	C	C	C	C, I	C, I	C, I	I
M4A3-192/96 M4A5-192/96	C	C	C	C	C, I	C, I	C, I	I
M4A3-256/128 M4A5-256/128	C	C	C	C	C, I	C, I	C, I	I

Notes:

1. C = Commercial, I = Industrial
2. All information on MACH 4A devices is Advance Information. Please contact a Vantis sales representative for details on availability.

The MACH 4 family offers 6 density-I/O combinations in Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), Plastic Leaded Chip Carrier (PLCC), and Ball Grid Array (BGA) packages ranging from 44 to 256 pins (Tables 5 and 6). It also offers I/O safety features for mixed-voltage designs so that the 3.3-V devices can accept 5-V inputs, and 5-V devices do not overdrive 3.3-V inputs. Additional features include Bus-Friendly inputs and I/Os, a programmable power-down mode for extra power savings and individual output slew rate control for the highest speed transition or for the lowest noise transition.

Table 5. MACH 4 Package and I/O Options (Number of I/Os in Table)

Package	M4-32/32 M4LV-32/32	M4-64/32 M4LV-64/32	M4-96/48 M4LV-96/48	M4-128/64 M4LV-128/64	M4-128N/64 M4LV-128N/64	M4-192/96 M4LV-192/96	M4-256/128 M4LV-256/128
44-pin PLCC	32	32					
44-pin TQFP	32	32					
48-pin TQFP	32	32					
84-pin PLCC					64		
100-pin TQFP			48	64			
100-pin PQFP				64			
144-pin TQFP						96	
208-pin PQFP							128
256-pin BGA							128

**Table 6. MACH 4A Package and I/O Options¹ (Number of I/Os in Table)**

Package	M4A3-32/32 M4A5-32/32	M4A3-64/32 M4A5-64/32	M4A3-96/48 M4A5-96/48	M4A3-128/64 M4A5-128/64	M4A3-192/96 M4A5-192/96	M4A3-256/128 M4A5-256/128
44-pin PLCC	32	32				
44-pin TQFP	32	32				
48-pin TQFP	32	32				
100-pin TQFP			48	64		
100-pin PQFP				64		
144-pin TQFP					96	
208-pin PQFP						128
256-pin BGA						128

Note:

1. All information on MACH 4A devices is Advance Information. Please contact a Vantis sales representative for details on availability.

Vantis offers software design support for MACH devices in both the MACHXL[®] and DesignDirect development systems. The DesignDirect development system is the Vantis implementation software that includes support for all Vantis CPLD, FPGA and SPLD devices. This system is supported under Windows '95, '98 and NT as well as Sun Solaris and HP-UX.

DesignDirect software is designed for use with design entry, simulation and verification software from leading-edge tool vendors such as Cadence, Exemplar Logic, Mentor Graphics, Model Technology, Synopsys, Synplicity, Viewlogic and others. It accepts EDIF 2.0.0 input netlists, generates JEDEC files for Vantis PLDs and creates industry-standard EDIF, Verilog, VITAL-compliant VHDL and SDF simulation netlist for design verification.


DesignDirect software is also available in product configurations that include VHDL and Verilog synthesis from Exemplar Logic and VHDL, Verilog RTL and gate level timing simulation from Model Technology. Schematic capture and ABEL entry, as well as functional simulation, are also provided.



FUNCTIONAL DESCRIPTION

The fundamental architecture of MACH 4 devices (Figure 1) consists of multiple optimized PAL[®] blocks interconnected by a central switch matrix. The central switch matrix allows communication between PAL blocks and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow the logic designer to create large designs in a single device instead of having to use multiple devices.

The key to being able to make effective use of these devices lies in the interconnect schemes. In MACH 4 architecture, the macrocells have been decoupled from the product terms through the logic allocator, and the I/O pins have been decoupled from the macrocells due to the output switch matrix. In addition, more input routing options are provided by the input switch matrix. These resources provide the flexibility needed to fit designs efficiently.



17466F-001

Figure 1. MACH 4 Block Diagram and PAL Block Structure

Notes:

1. 16 for M4(LV)-32/32 and M4A(3,5)-32/32 devices.
2. Block clocks do not go to I/O cells in M4(LV)-32/32 or M4A(3,5)-32/32.
3. M4(LV)-192/96, M4(LV)-256/128, M4A(3,5)-192/96 and M4A(3,5)-256/128 have dedicated clock pins which cannot be used as inputs and do not connect to the central switch matrix.



The central switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that return to the same PAL block still must go through the central switch matrix. This mechanism ensures that PAL blocks in MACH 4 devices communicate with each other with consistent, predictable delays.

The central switch matrix makes a MACH 4 device more advanced than simply several PAL devices on a single chip. It allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

Each PAL block consists of:

- ◆ Product-term array
- ◆ Logic allocator
- ◆ Macrocells
- ◆ Output switch matrix
- ◆ I/O cells
- ◆ Input switch matrix
- ◆ Clock generator

Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the central switch matrix (Table 7), and are provided in both true and complement forms for efficient logic implementation.

Table 7. PAL Block Inputs

Device	Number of Inputs to PAL Block
M4(IV)-32/32 and M4A(3,5)-32/32	33
M4(IV)-64/32 and M4A(3,5)-64/32	33
M4(IV)-96/48 and M4A(3,5)-96/48	33
M4(IV)-128/64 and M4A(3,5)-128/64	33
M4(IV)-128N/64	33
M4(IV)-192/96 and M4A(3,5)-192/96	34
M4(IV)-256/128 and M4A(3,5)-256/128	34

Because the number of product terms available for a given logic function is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.

Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in “product term clusters.” The availability and distribution of product term clusters are automatically considered by the software as it fits functions within a PAL block. The size of a product term cluster has been optimized to provide high utilization of product terms, making complex functions using many product terms possible. Yet when few product terms are used, there will be a minimal number of unused—or wasted—product terms left over. The product term clusters available to each macrocell within a PAL block are shown in Tables 8 and 9.



Each product term cluster is associated with a macrocell. The size of a cluster depends on the configuration of the associated macrocell. When the macrocell is used in synchronous mode (Figure 2a), the basic cluster has 4 product terms. When the associated macrocell is used in asynchronous mode (Figure 2b), the cluster has 2 product terms. Note that if the product term cluster is routed to a different macrocell, the allocator configuration is not determined by the mode of the macrocell actually being driven. The configuration is always set by the mode of the macrocell that the cluster will drive if not routed away, regardless of the actual routing.

In addition, there is an extra product term that can either join the basic cluster to give an extended cluster, or drive the second input of an exclusive-OR gate in the signal path. If included with the basic cluster, this provides for up to 20 product terms on a synchronous function that uses four extended 5-product-term clusters. A similar asynchronous function can have up to 18 product terms.


When the extra product term is used to extend the cluster, the value of the second XOR input can be programmed as a 0 or a 1, giving polarity control. The possible configurations of the logic allocator are shown in Figures 3 and 4.

Table 8. Logic Allocator for MACH 4 Devices (except M4(LV)-32/32 and M4A(3,5)-32/32)


Output Macrocell	Available Clusters	Output Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂	M ₈	C ₇ , C ₈ , C ₉ , C ₁₀
M ₁	C ₀ , C ₁ , C ₂ , C ₃	M ₉	C ₈ , C ₉ , C ₁₀ , C ₁₁
M ₂	C ₁ , C ₂ , C ₃ , C ₄	M ₁₀	C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₃	C ₂ , C ₃ , C ₄ , C ₅	M ₁₁	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₄	C ₃ , C ₄ , C ₅ , C ₆	M ₁₂	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₅	C ₄ , C ₅ , C ₆ , C ₇	M ₁₃	C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₅ , C ₆ , C ₇ , C ₈	M ₁₄	C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₆ , C ₇ , C ₈ , C ₉	M ₁₅	C ₁₄ , C ₁₅

Table 9. Logic Allocator for M4(LV)-32/32 and M4A(3,5)-32/32

Output Macrocell	Available Clusters	Output Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂	M ₈	C ₈ , C ₉ , C ₁₀
M ₁	C ₀ , C ₁ , C ₂ , C ₃	M ₉	C ₈ , C ₉ , C ₁₀ , C ₁₁
M ₂	C ₁ , C ₂ , C ₃ , C ₄	M ₁₀	C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₃	C ₂ , C ₃ , C ₄ , C ₅	M ₁₁	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₄	C ₃ , C ₄ , C ₅ , C ₆	M ₁₂	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₅	C ₄ , C ₅ , C ₆ , C ₇	M ₁₃	C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₅ , C ₆ , C ₇	M ₁₄	C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₆ , C ₇	M ₁₅	C ₁₄ , C ₁₅




17466F-005

a. Synchronous Mode



17466F-006

b. Asynchronous Mode
Figure 2. Logic Allocator: Configuration of Cluster “n” Set by Mode of Macrocell “n”



17466F-007

Figure 3. Logic Allocator Configurations: Synchronous Mode



17466F-008

Figure 4. Logic Allocator Configurations: Asynchronous Mode


Note that the configuration of the logic allocator has absolutely no impact on the speed of the signal. All configurations have the same delay. This means that designers do not have to decide between optimizing resources or speed; both can be optimized.

If not used in the cluster, the extra product term can act in conjunction with the basic cluster to provide XOR logic for such functions as data comparison, or it can work with the D-,T-type flip-flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to another macrocell, the extra product term is still available for logic. In this case, the first XOR input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without giving up the use of the macrocell.

Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the ends of the block have fewer product terms available.

Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only effects clocking and initialization in the macrocell.



17466F-009


17466F-010

Figure 5. Macrocell


In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator.




The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality is defined in Table 10. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs are HIGH.




a. D-type with XOR




b. D-type with programmable D polarity




c. Latch with XOR




d. Latch with programmable D polarity



e. T-type with programmable T polarity



f. Combinatorial with XOR



g. Combinatorial with programmable polarity

Figure 6. Primary Macrocell Configurations

17466F-011

Table 10. Register/Latch Operation

Configuration	Input(s)	CLK/LE ¹	Q+
D-type Register	D=X	0, 1, ↓ (↑)	Q
	D=0	↑ (↓)	0
	D=1	↑ (↓)	1
T-type Register	T=X	0, 1, ↓ (↑)	Q
	T=0	↑ (↓)	Q
	T=1	↑ (↓)	$\overline{Q}$
D-type Latch	D=X	1 (0)	Q
	D=0	0 (1)	0
	D=1	0 (1)	1


Note:

1. Polarity of CLK/LE can be programmed


Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.

The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.



a. Power-up reset



b. Power-up preset


17466F-012

17466F-013

Figure 7. Synchronous Mode Initialization Configurations



A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility. In asynchronous mode (Figure 8), a single individual product term is provided for initialization. It can be selected to control reset or preset.



17466F-014

17466F-015

Figure 8. Asynchronous Mode Initialization Configurations

Note that the reset/preset swapping selection feature effects power-up reset as well. The initialization functionality of the flip-flops is illustrated in Table 11. The macrocell sends its data to the output switch matrix and the input switch matrix. The output switch matrix can route this data to an output if so desired. The input switch matrix can send the signal back to the central switch matrix as feedback.

Table 11. Asynchronous Reset/Preset Operation

AR	AP	CLK/LE ¹	Q+
0	0	X	See Table 10
0	1	X	1
1	0	X	0
1	1	X	0

Note:

1. Transparent latch is unaffected by AR, AP

Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In MACH 4 devices (except M4(LV)-32/32 and M4A(3,5)-32/32), each PAL block has twice as many macrocells as I/O cells. The MACH 4 output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The M4(LV)-32/32 and M4A(3,5)-32/32 allow every macrocell to drive an I/O cell (Figures 12 and 13).




Figure 9. MACH 4 Output Switch Matrix

17466F-016



Table 12. Output Switch Matrix Combinations for MACH 4 Devices (except M4(LV)-32/32 and M4A(3,5)-32/32)


Macrocell	Routable to I/O Pins
M0, M1	I/00, I/05, I/06, I/07
M2, M3	I/00, I/01, I/06, I/07
M4, M5	I/00, I/01, I/02, I/07
M6, M7	I/00, I/01, I/02, I/03
M8, M9	I/01, I/02, I/03, I/04
M10, M11	I/02, I/03, I/04, I/05
M12, M13	I/03, I/04, I/05, I/06
M14, M15	I/04, I/05, I/06, I/07
I/O Pin	Available Macrocells
I/00	M0, M1, M2, M3, M4, M5, M6, M7
I/01	M2, M3, M4, M5, M6, M7, M8, M9
I/02	M4, M5, M6, M7, M8, M9, M10, M11
I/03	M6, M7, M8, M9, M10, M11, M12, M13
I/04	M8, M9, M10, M11, M12, M13, M14, M15
I/05	M0, M1, M10, M11, M12, M13, M14, M15
I/06	M0, M1, M2, M3, M12, M13, M14, M15
I/07	M0, M1, M2, M3, M4, M5, M14, M15

Table 13. Output Switch Matrix Combinations for M4(LV)-32/32 and M4A(3,5)-32/32

Macrocell	Routable to I/O Pins
M0, M1, M2, M3, M4, M5, M6, M7	I/00, I/01, I/02, I/03, I/04, I/05, I/06, I/07
M8, M9, M10, M11, M12, M13, M14, M15	I/08, I/09, I/010, I/011, I/012, I/013, I/014, I/015
I/O Pin	Available Macrocells
I/00, I/01, I/02, I/03, I/04, I/05, I/06, I/07	M0, M1, M2, M3, M4, M5, M6, M7
I/08, I/09, I/010, I/011, I/012, I/013, I/014, I/015	M8, M9, M10, M11, M12, M13, M14, M15


I/O Cell

The I/O cell (Figures 10 and 11) simply consists of a programmable output enable, a feedback path, and in all but the M4(LV)-32/32 and the M4A(3,5)-32/32 devices, a flip-flop. An individual output enable product term is provided for each I/O cell. The feedback signal drives the input switch matrix.



17466F-017

**Figure 10. I/O Cell for MACH 4 Devices
(except M4(LV)-32/32 and M4A(3,5)-32/32)**



17466F-018

**Figure 11. I/O Cell for M4(LV)-32/32 and
M4A(3,5)-32/32**

The MACH 4 I/O cell contains a flip-flop, which provides the capability for storing the input in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and registered versions of the input are sent to the input switch matrix. This allows for such functions as “time-domain-multiplexed” data comparison, where the first data value is stored, and then the second data value is put on the I/O pin and compared with the previous stored value.


Note that the flip-flop used in the MACH 4 I/O cell is independent of the flip-flops in the macrocells. It powers up to a logic low.

Zero-Hold-Time Input Register

The MACH 4 devices have a zero-hold-time (ZHT) fuse which controls the time delay associated with loading data into all I/O cell registers and latches. When programmed, the ZHT fuse increases the data path setup delays to input storage elements, matching equivalent delays in the clock path. When the fuse is erased, the setup time to the input storage element is minimized. This feature facilitates doing worst-case designs for which data is loaded from sources which have low (or zero) minimum output propagation delays from clock edges.

Input Switch Matrix


The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix. Without the input switch matrix, each input and feedback signal has only one way to enter the central switch matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.



Note: except M4(LV)-32/32 and M4A(3,5)-32/32

17466F-002

Figure 12. MACH 4 Input Switch Matrix




17466F-003

Figure 13. M4(LV)-32/32 and M4A(3,5)-32/32 Input Switch Matrix

PAL Block Clock Generation

Each MACH 4 device has four clock pins that can also be used as inputs. These pins drive a clock generator in each PAL block (Figure 14). The clock generator provides four clock signals that can be used anywhere in the PAL block. These four PAL block clock signals can consist of a large number of combinations of the true and complement edges of the global clock signals. Table 14 lists the possible combinations.



17466F-004

Figure 14. PAL Block Clock Generator ¹

Note:

1. M4(LV)-32/32, M4A(3,5)-32/32, M4(LV)-64/32 and M4A(3,5)-64/32 have only two clock pins, GCLK0 and GCLK1. GCLK2 is tied to GCLK0, and GCLK3 is tied to GCLK1.

**Table 14. PAL Block Clock Combinations¹**

Block CLK0	Block CLK1	Block CLK2	Block CLK3
$\overline{\text{GCLK0}}$	$\overline{\text{GCLK1}}$	X	X
$\overline{\text{GCLK1}}$	$\overline{\text{GCLK1}}$	X	X
$\overline{\text{GCLK0}}$	$\overline{\text{GCLK0}}$	X	X
$\overline{\text{GCLK1}}$	$\overline{\text{GCLK0}}$	X	X
X	X	$\overline{\text{GCLK2}} (\overline{\text{GCLK0}})$	$\overline{\text{GCLK3}} (\overline{\text{GCLK1}})$
X	X	$\overline{\text{GCLK3}} (\overline{\text{GCLK1}})$	$\overline{\text{GCLK3}} (\overline{\text{GCLK1}})$
X	X	$\overline{\text{GCLK2}} (\overline{\text{GCLK0}})$	$\overline{\text{GCLK2}} (\overline{\text{GCLK0}})$
X	X	$\overline{\text{GCLK3}} (\overline{\text{GCLK1}})$	$\overline{\text{GCLK2}} (\overline{\text{GCLK0}})$

Note:

1. Values in parentheses are for the M4(LV)-32/32, M4A(3,5)-32/32, M4(LV)-64/32 and M4A(3,5)-64/32.


This feature provides high flexibility for partitioning state machines and dual-phase clocks. It also allows latches to be driven with either polarity of latch enable, and in a master-slave configuration.



MACH 4 TIMING MODEL

The primary focus of the MACH 4 timing model is to accurately represent the timing in a MACH 4 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} , is defined as the time it takes to go from feedback through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$. A diagram representing the modularized MACH 4 timing model is shown in Figure 15. Refer to the Technical Note entitled *MACH 4 Timing and High Speed Design* for a more detailed discussion about the timing parameters.



17466F-025

Figure 15. MACH 4 Timing Model

SPEEDLOCKING FOR GUARANTEED FIXED TIMING

The MACH 4 architecture allows allocation of up to 20 product terms to an individual macrocell with the assistance of an XOR gate without incurring additional timing delays.

The design of the switch matrix and PAL blocks guarantee a fixed pin-to-pin delay that is independent of the logic required by the design. Other non-Vantis CPLDs incur serious timing delays as product terms expand beyond their typical 4 or 5 product term limits. Speed *and* SpeedLocking combine to give designs easy access to the performance required in today's designs.



JTAG BOUNDARY SCAN TESTABILITY

All MACH 4 devices, except the M4(LV)-128N/64, have JTAG boundary scan cells and are compliant to the JTAG standard, IEEE 1149.1. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

JTAG IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 4 devices provide In-System Programming (ISP) capability through their JTAG ports. This capability has been implemented in a manner that ensures that the JTAG port remains compliant to the IEEE 1149.1 standard. By using JTAG as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 4 devices can be programmed across the commercial temperature and voltage range. Vantis provides its free PC-based VantisPRO software to facilitate in-system programming. VantisPRO takes the JEDEC file output produced by Vantis' design implementation software, along with information about the JTAG chain, and creates a set of vectors that are used to drive the JTAG chain. VantisPRO software can use these vectors to drive a JTAG chain via the parallel port of a PC. Alternatively, VantisPRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 4 devices during the testing of a circuit board. For more information about in-system programming, refer to the separate document entitled *MACH ISP Manual*.

PCI COMPLIANT

MACH 4(A) devices in the -50/-55/-60/-65/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature.

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS

Both the 3.3-V and 5-V V_{CC} MACH 4 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V device will accept inputs up to 5.5 V. Both the 5-V and 3.3-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

PULL UP OR BUS-FRIENDLY INPUTS AND I/OS

All MACH 4 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level



“1.” For the circuit diagram, please refer to the *Input/Output Equivalent Schematics (page 393)* in the General Information Section of the Vantis 1999 Data Book.

All MACH 4A devices have a programmable bit that configures all inputs and I/Os with either pull-up or Bus-Friendly characteristics. If the device is configured in pull-up mode, all inputs and I/O pins are weakly pulled up. For the circuit diagram, please refer to the *Input/Output Equivalent Schematics (page 393)* in the General Information Section of the Vantis 1999 Data Book.

POWER MANAGEMENT

Each individual PAL block in MACH 4 devices features a programmable low-power mode, which results in power savings of up to 50%. The signal speed paths in the low-power PAL block will be slower than those in the non-low-power PAL block. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in the low-power mode.

PROGRAMMABLE SLEW RATE

Each MACH 4 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

SECURITY BIT


A programmable security bit is provided on the MACH 4 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

HOT SOCKETING

MACH 4A devices are well-suited for those applications that require hot socketing capability. Hot socketing a device requires that the device, when powered down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of the powered-down MACH devices be minimal on active signals.




BLOCK DIAGRAM – M4(LV)-32/32 AND M4A(3,5)-32/32



17466F-019




BLOCK DIAGRAM – M4(LV)-64/32 AND M4A(3,5)-64/32



17466F-020




BLOCK DIAGRAM – M4(LV)-96/48 AND M4A(3,5)-96/48



17466F-021




BLOCK DIAGRAM – M4(LV)-128N/64, M4(LV)-128/64 AND M4A(3,5)-128/64



17466F-022




BLOCK DIAGRAM – M4(LV)-192/96 AND M4A(3,5)-192/96





BLOCK DIAGRAM – M4(LV)-256/128 AND M4A(3,5)-256/128



17466F-024



ABSOLUTE MAXIMUM RATINGS

M4 and M4A5

Storage Temperature -65°C to +150°C
 Ambient Temperature
 with Power Applied -5°C to +100°C
 Device Junction Temperature +130°C
 Supply Voltage
 with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to $V_{CC} + 0.5$ V
 Static Discharge Voltage 2000 V
 Latchup Current ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground +4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground +4.50 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH}$ or V_{IL}	2.4			V
		$I_{OH} = 0$ mA, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH}$ or V_{IL}			3.3	V
V_{OL}	Output LOW Voltage	$I_{OL} = 24$ mA, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH}$ or V_{IL} (Note 1)			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$ V, $V_{CC} = \text{Max}$ (Note 3)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = \text{Max}$ (Note 3)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$ V, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH}$ or V_{IL} (Note 3)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$ V, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH}$ or V_{IL} (Note 3)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 4)	-30		-160	mA

Notes:

1. Total I_{OL} for one PAL block should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.



ABSOLUTE MAXIMUM RATINGS

M4LV and M4A3

Storage Temperature -65°C to +150°C
 Ambient Temperature
 with Power Applied -55°C to +100°C
 Device Junction Temperature +130°C
 Supply Voltage
 with Respect to Ground -0.5 V to +4.5 V
 DC Input Voltage -0.5 V to 6.0 V
 Static Discharge Voltage 2000 V
 Latchup Current ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air 0°C to $+70^\circ\text{C}$
 Supply Voltage (V_{CC})
 with Respect to Ground +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air -40°C to $+85^\circ\text{C}$
 Supply Voltage (V_{CC})
 with Respect to Ground +3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions		Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$			V
			$I_{OH} = -3.2\ \text{mA}$	2.4			V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 1)	$I_{OL} = 100\ \mu\text{A}$			0.2	V
			$I_{OL} = 24\ \text{mA}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs		2.0		5.5	V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs		-0.3		0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6\ \text{V}$, $V_{CC} = \text{Max}$ (Note 2)				5	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0\ \text{V}$, $V_{CC} = \text{Max}$ (Note 2)				-5	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6\ \text{V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)				5	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0\ \text{V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)				-5	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5\ \text{V}$, $V_{CC} = \text{Max}$ (Note 3)		-15		-160	mA

Notes:

1. Total I_{OL} for one PAL block should not exceed 64 mA.
2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.



MACH 4 TIMING PARAMETERS OVER OPERATING RANGES¹

		-7		-10		-12		-14		-15		-18		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:														
t _{PDi}	Internal combinatorial propagation delay		5.5		8.0		10.0		12.0		13.0		16.0	ns
t _{PD}	Combinatorial propagation delay		7.5		10.0		12.0		14.0		15.0		18.0	ns
Registered Delays:														
t _{SS}	Synchronous clock setup time, D-type register	5.5		6.0		7.0		10.0		10.0		12.0		ns
t _{SST}	Synchronous clock setup time, T-type register	6.5		7.0		8.0		11.0		11.0		13.0		ns
t _{SA}	Asynchronous clock setup time, D-type register	3.5		4.0		5.0		8.0		8.0		10.0		ns
t _{SAT}	Asynchronous clock setup time, T-type register	4.5		5.0		6.0		9.0		9.0		11.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.5		4.0		5.0		8.0		8.0		10.0		ns
t _{COSi}	Synchronous clock to internal output		3.5		4.5		6.0		8.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		5.5		6.5		8.0		10.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		7.5		10.0		12.0		16.0		16.0		18.0	ns
t _{COA}	Asynchronous clock to output		9.5		12.0		14.0		18.0		18.0		20.0	ns
Latched Delays:														
t _{SSL}	Synchronous Latch setup time	6.0		7.0		8.0		10.0		10.0		12.0		ns
t _{SAL}	Asynchronous Latch setup time	4.0		4.0		5.0		8.0		8.0		10.0		ns
t _{HSL}	Synchronous Latch hold time	0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HAL}	Asynchronous Latch hold time	4.0		4.0		5.0		8.0		8.0		10.0		ns
t _{PDLi}	Transparent latch to internal output		8.0		10.0		12.0		15.0		15.0		18.0	ns
t _{PDL}	Propagation delay through transparent latch to output		10.0		12.0		14.0		17.0		17.0		20.0	ns
t _{GOSi}	Synchronous Gate to internal output		4.0		5.5		8.0		9.0		9.0		10.0	ns
t _{GOS}	Synchronous Gate to output		6.0		7.5		10.0		11.0		11.0		12.0	ns
t _{GOAi}	Asynchronous Gate to internal output		9.0		11.0		14.0		17.0		17.0		20.0	ns
t _{GOA}	Asynchronous Gate to output		11.0		13.0		16.0		19.0		19.0		22.0	ns
Input Register Delays:														
t _{SIRS}	Input register setup time	2.0		2.0		2.0		2.0		2.0		2.0		ns
t _{HIRS}	Input register hold time	3.0		3.0		3.0		4.0		4.0		4.0		ns
t _{ICOSi}	Input register clock to internal feedback		3.5		4.5		6.0		6.0		6.0		6.0	ns
Input Latch Delays:														
t _{SIL}	Input latch setup time	2.0		2.0		2.0		2.0		2.0		2.0		ns
t _{HIL}	Input latch hold time	3.0		3.0		3.0		4.0		4.0		4.0		ns
t _{IGOSi}	Input latch gate to internal feedback		4.0		4.0		4.0		5.0		5.0		6.0	ns
t _{PDILi}	Transparent input latch to internal feedback		2.0		2.0		2.0		2.0		2.0		2.0	ns
Input Register Delays with ZHT Option:														
t _{SIRZ}	Input register setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		ns
t _{HIRZ}	Input register hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		ns



MACH 4 TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-7		-10		-12		-14		-15		-18		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Latch Delays with ZHT Option:														
t _{SILZ}	Input latch setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		ns
t _{HILZ}	Input latch hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{PDILZi}	Transparent input latch to internal feedback - ZHT		6.0		6.0		6.0		6.0		6.0		6.0	ns
Output Delays:														
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay adder		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		9.5		10.0		12.0		15.0		15.0		17.0	ns
t _{ER}	Output disable time		9.5		10.0		12.0		15.0		15.0		17.0	ns
Power Delay:														
t _{PL}	Power-down mode delay adder		2.5		2.5		2.5		2.5		2.5		2.5	ns
Reset and Preset Delays:														
t _{SRI}	Asynchronous reset or preset to internal register output		10.0		12.0		14.0		18.0		18.0		20.0	ns
t _{SR}	Asynchronous reset or preset to register output		12.0		14.0		16.0		20.0		20.0		22.0	ns
t _{SRR}	Asynchronous reset and preset register recovery time	8.0		8.0		10.0		15.0		15.0		17.0		ns
t _{SRW}	Asynchronous reset or preset width	10.0		10.0		12.0		15.0		15.0		17.0		ns
Clock/LE Width:														
t _{WLS}	Global clock width low	3.0		5.0		6.0		6.0		6.0		7.0		ns
t _{WHS}	Global clock width high	3.0		5.0		6.0		6.0		6.0		7.0		ns
t _{WLA}	Product term clock width low	4.0		5.0		8.0		9.0		9.0		10.0		ns
t _{WHA}	Product term clock width high	4.0		5.0		8.0		9.0		9.0		10.0		ns
t _{GWS}	Global gate width low (for low transparent) or high (for high transparent)	5.0		5.0		6.0		6.0		6.0		7.0		ns
t _{GWA}	Product term gate width low (for low transparent) or high (for high transparent)	4.0		5.0		6.0		9.0		9.0		11.0		ns
t _{WIRL}	Input register clock width low	4.5		5.0		6.0		6.0		6.0		7.0		ns
t _{WIRH}	Input register clock width high	4.5		5.0		6.0		6.0		6.0		7.0		ns
t _{WIL}	Input latch gate width	5.0		5.0		6.0		6.0		6.0		7.0		ns



MACH 4 TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-7		-10		-12		-14		-15		-18		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:														
f _{MAXS}	External feedback, D-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	90.9		80.0		66.7		50.0		50.0		41.7		MHz
	External feedback, T-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SST} + t _{COS})	83.3		74.1		62.5		47.6		47.6		40.0		MHz
	Internal feedback (f _{CNT}), D-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSi})	111.1		95.2		76.9		55.6		55.6		45.5		MHz
	Internal feedback (f _{CNT}), T-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SST} + t _{COSi})	100.0		87.0		71.4		52.6		52.6		43.5		MHz
	No feedback ² , Min of 1/(t _{WLS} + t _{WHS}), 1/(t _{SS} + t _{HS}) or 1/(t _{SST} + t _{HS})	153.8		100.0		83.3		83.3		83.3		71.4		MHz
f _{MAXA}	External feedback, D-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	76.9		62.5		52.6		38.5		38.5		33.3		MHz
	External feedback, T-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SAT} + t _{COA})	71.4		58.8		50.0		37.0		37.0		32.3		MHz
	Internal feedback (f _{CNTA}), D-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAi})	90.9		71.4		58.8		41.7		41.7		35.7		MHz
	Internal feedback (f _{CNTA}), T-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SAT} + t _{COAi})	83.3		66.7		55.6		40.0		40.0		34.5		MHz
	No feedback ² , Min of 1/(t _{WLA} + t _{WHA}), 1/(t _{SA} + t _{HA}) or 1/(t _{SAT} + t _{HA})	125.0		100.0		62.5		55.6		55.6		50.0		MHz
f _{MAXI}	Maximum input register frequency, Min of 1/(t _{WIRH} + t _{WIRL}) or 1/(t _{SIRS} + t _{HIRS})	111.0		100.0		83.3		83.3		83.3		71.4		MHz

Notes:

1. See "Switching Test Circuit" in the General Information Section of the Vantis 1999 Data Book.
2. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.



MACH 4A TIMING PARAMETERS OVER OPERATING RANGES¹

		-50		-55		-60		-65		-7		-10		-12		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																		
t _{PDi}	Internal combinatorial propagation delay		3.5		4.0		4.0		4.5		5.0		7.0		9.0		11.0	ns
t _{PD}	Combinatorial propagation delay		5.0		5.5		6.0		6.5		7.5		10.0		12.0		14.0	ns
Registered Delays:																		
t _{SS}	Synchronous clock setup time, D-type register	3.0		3.5		4.0		4.0		5.5		6.0		7.0		10.0		ns
t _{SST}	Synchronous clock setup time, T-type register	4.0		4.0		4.5		4.5		6.5		7.0		8.0		11.0		ns
t _{SA}	Asynchronous clock setup time, D-type register	2.5		2.5		3.0		3.0		3.5		4.0		5.0		8.0		ns
t _{SAT}	Asynchronous clock setup time, T-type register	3.0		3.0		3.5		3.5		4.5		5.0		6.0		9.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	2.5		2.5		3.0		3.0		3.5		4.0		5.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		2.5		2.5		2.5		2.5		2.5		3.5		3.5	ns
t _{COS}	Synchronous clock to output		4.0		4.0		4.5		4.5		5.0		5.5		6.5		6.5	ns
t _{COAi}	Asynchronous clock to internal output		5.0		5.0		5.0		5.0		6.0		8.0		10.0		12.0	ns
t _{COA}	Asynchronous clock to output		6.5		6.5		7.0		7.0		8.5		11.0		13.0		15.0	ns
Latched Delays:																		
t _{SSL}	Synchronous latch setup time	4.0		4.0		4.5		4.5		6.0		7.0		8.0		10.0		ns
t _{SAL}	Asynchronous latch setup time	3.0		3.0		3.5		3.5		4.0		4.0		5.0		8.0		ns
t _{HSL}	Synchronous latch hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HAL}	Asynchronous latch hold time	3.0		3.0		3.5		3.5		4.0		4.0		5.0		8.0		ns
t _{PDLi}	Transparent latch to internal output		5.5		5.5		6.0		6.0		7.5		9.0		11.0		12.0	ns
t _{PDL}	Propagation delay through transparent latch to output		7.0		7.0		8.0		8.0		10.0		12.0		14.0		15.0	ns
t _{GOSi}	Synchronous gate to internal output		3.0		3.0		3.0		3.0		3.5		4.5		7.0		8.0	ns
t _{GOS}	Synchronous gate to output		4.5		4.5		5.0		5.0		6.0		7.5		10.0		11.0	ns
t _{GOAi}	Asynchronous gate to internal output		6.0		6.0		6.0		6.0		8.5		10.0		13.0		15.0	ns
t _{GOA}	Asynchronous gate to output		7.5		7.5		8.0		8.0		11.0		13.0		16.0		18.0	ns



MACH 4A TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-50		-55		-60		-65		-7		-10		-12		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Register Delays:																		
t _{SIRS}	Input register setup time	1.5		1.5		2.0		2.0		2.0		2.0		2.0		2.0		ns
t _{HIRS}	Input register hold time	2.5		2.5		3.0		3.0		3.0		3.0		3.0		4.0		ns
t _{ICOSi}	Input register clock to internal feedback		3.0		3.0		3.0		3.0		3.5		4.5		6.0		6.0	ns
Input Latch Delays:																		
t _{SIL}	Input latch setup time	1.5		1.5		2.0		2.0		2.0		2.0		2.0		2.0		ns
t _{HIL}	Input latch hold time	2.5		2.5		3.0		3.0		3.0		3.0		3.0		4.0		ns
t _{IGOSi}	Input latch gate to internal feedback		3.5		3.5		4.0		4.0		4.0		4.0		4.0		5.0	ns
t _{PDILi}	Transparent input latch to internal feedback		1.5		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
Input Register Delays with ZHT Option:																		
t _{SIRZ}	Input register setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0		ns
t _{HIRZ}	Input register hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
Input Latch Delays with ZHT Option:																		
t _{SILZ}	Input latch setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0		ns
t _{HILZ}	Input latch hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{PDILZi}	Transparent input latch to internal feedback - ZHT		6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0	ns
Output Delays:																		
t _{BUF}	Output buffer delay		1.5		1.5		2.0		2.0		2.5		3.0		3.0		3.0	ns
t _{SLW}	Slow slew rate delay adder	2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5		ns
t _{EA}	Output enable time		7.5		7.5		8.5		8.5		9.5		10.0		12.0		15.0	ns
t _{ER}	Output disable time		7.5		7.5		8.5		8.5		9.5		10.0		12.0		15.0	ns
Power Delay:																		
t _{PL}	Power-down mode delay adder		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
Reset and Preset Delays:																		
t _{SRI}	Asynchronous reset or preset to internal register output		7.5		7.7		8.0		8.0		9.5		11.0		13.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		9.0		9.2		10.0		10.0		12.0		14.0		16.0		19.0	ns
t _{SRR}	Asynchronous reset and preset register recovery time	7.0		7.0		7.5		7.5		8.0		8.0		10.0		15.0		ns
t _{SRW}	Asynchronous reset or preset width	7.0		7.0		8.0		8.0		10.0		10.0		12.0		15.0		ns
Clock/LE Width:																		
t _{WLS}	Global clock width low	2.0		2.0		2.5		2.5		3.0		5.0		6.0		6.0		ns



MACH 4A TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-50		-55		-60		-65		-7		-10		-12		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t _{WHS}	Global clock width high	2.0		2.0		2.5		2.5		3.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		3.0		3.5		3.5		4.0		5.0		8.0		9.0		ns
t _{WHA}	Product term clock width high	3.0		3.0		3.5		3.5		4.0		5.0		8.0		9.0		ns
t _{GWS}	Global gate width low (for low transparent) or high (for high transparent)	4.0		4.0		4.5		4.5		5.0		5.0		6.0		6.0		ns
t _{GWA}	Product term gate width low (for low transparent) or high (for high transparent)	4.0		4.0		4.5		4.5		5.0		5.0		6.0		9.0		ns
t _{WIRL}	Input register clock width low	3.0		3.0		3.5		3.5		4.0		5.0		6.0		6.0		ns
t _{WIRH}	Input register clock width high	3.0		3.0		3.5		3.5		4.0		5.0		6.0		6.0		ns
t _{WIL}	Input latch gate width	4.0		4.0		4.5		4.5		5.0		5.0		6.0		6.0		ns



MACH 4A TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-50		-55		-60		-65		-7		-10		-12		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:																		
f _{MAXS}	External feedback, D-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	143		133		118		118		95.2		87.0		74.1		60.6		MHz
	External feedback, T-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SST} + t _{COS})	125		125		111		111		87.0		80.0		69.0		57.1		MHz
	Internal feedback (f _{CNT}), D-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSI})	182		167		154		154		125		118		95.2		74.1		MHz
	Internal feedback (f _{CNT}), T-type, Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SST} + t _{COSI})	154		161		143		143		111		105		87.0		69.0		MHz
	No feedback ² , Min of 1/(t _{WLS} + t _{WHS}), 1/(t _{SS} + t _{HS}) or 1/(t _{SST} + t _{HS})	250		250		200		200		154		125		100		83.3		MHz
f _{MAXA}	External feedback, D-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	111		111		100		100		83.3		66.7		55.6		43.5		MHz
	External feedback, T-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SAT} + t _{COA})	105		105		95.2		95.2		76.9		62.5		52.6		41.7		MHz
	Internal feedback (f _{CNTA}), D-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAI})	133		133		125		125		105		83.3		66.7		50.0		MHz
	Internal feedback (f _{CNTA}), T-type, Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SAT} + t _{COAI})	125		125		118		118		95.2		76.9		62.5		47.6		MHz
	No feedback ² , Min of 1/(t _{WLA} + t _{WHA}), 1/(t _{SA} + t _{HA}) or 1/(t _{SAT} + t _{HA})	167		167		143		143		125		100		62.5		55.6		MHz
f _{MAXI}	Maximum input register frequency, Min of 1/(t _{WIRH} + t _{WIRL}) or 1/(t _{SIRS} + t _{HIRS})	167		167		143		143		125		100		83.3		83.3		MHz

Notes:

1. See "Switching Test Circuit" in the General Information Section of the Vantis 1999 Data Book.
2. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.



CAPACITANCE ¹

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C_{IN}	Input capacitance	$V_{IN}=2.0\text{ V}$	3.3 V or 5 V, 25°C, 1 MHz	6	pF
$C_{I/O}$	Output capacitance	$V_{OUT}=2.0\text{ V}$	3.3 V or 5 V, 25°C, 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where this parameter may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power.




Figure 16. I_{CC} Curves at High Power Mode





Figure 17. I_{CC} Curves at Low Power Mode



CONNECTION DIAGRAM (M4(LV)-32/32, M4A(3,5)-32/32, M4(LV)-64/32 AND M4A(3,5)-64/32)

Top View

44-Pin PLCC



17466F-026

PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output


V_{CC} = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out






CONNECTION DIAGRAM (M4(LV)-32/32, M4A(3,5)-32/32, M4(LV)-64/32 AND M4A(3,5)-64/32)

Top View

44-Pin TQFP



17466F-027

PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output


V_{CC} = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out






CONNECTION DIAGRAM (M4(LV)-32/32, M4A(3,5)-32/32, M4(LV)-64/32 AND M4A(3,5)-64/32)

Top View

48-Pin TQFP



17466F-028

PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V_{CC} = Supply Voltage


NC = No Connect

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select


TDO = Test Data Out





CONNECTION DIAGRAM (M4(LV)-96/48 AND M4A(3,5)-96/48)

Top View



17466F-029

PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

V_{CC} = Supply Voltage


NC = No Connect

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out






CONNECTION DIAGRAM (M4(LV)-128N/64)

Top View

84-Pin PLCC



17466F-030

Note:

Pin-compatible with the MACH131, MACH231, MACH435.

PIN DESIGNATIONS


CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output


V_{CC} = Supply Voltage





CONNECTION DIAGRAM (M4(LV)-192/96 AND M4A(3,5)-192/96)

Top View



17466F-033

PIN DESIGNATIONS

CLK = Clock

GND = Ground

I = Input

I/O = Input/Output


V_{CC} = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select


TDO = Test Data Out





CONNECTION DIAGRAM (M4(LV)-256/128 AND M4A(3,5)-256/128)

Top View



PIN DESIGNATIONS

CLK = Clock

GND = Ground

I = Input

I/O = Input/Output

V_{CC} = Supply Voltage

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

TRST = Test Reset

ENABLE = Program






CONNECTION DIAGRAM (M4(LV)-256/128 AND M4A(3,5)-256/128)

Bottom View

256-Pin BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
1	GND	GND	I/O74 J2	I/O71 I7	I/O68 I4	GND	I8	GND	N/C	N/C	GND	I/O62 H6	GND	I5	GND	N/C	N/C	N/C	GND	GND	1
2	GND	N/C	I/O78 J6	I/O75 J3	I/O72 J0	I/O69 I5	I/O65 I1	I/O64 I0	N/C	CLK2	CLK1	I/O63 H7	I/O59 H3	I/O58 H2	I/O56 H0	I/O55 G7	I/O53 G5	I/O52 G4	I/O49 G1	N/C	2
3	GND	I/O82 K2	V _{CC}	I/O79 J7	I/O77 J5	I/O73 J1	I/O70 I6	I/O66 I2	N/C	N/C	N/C	N/C	I/O61 H5	I/O57 H1	I/O54 G6	I/O50 G2	I/O48 G0	V _{CC}	N/C	GND	3
4	N/C	I/O83 K3	ENABLE	V _{CC}	TDO	I/O76 J4	V _{CC}	I/O67 I3	I7	N/C	N/C	I6	I/O60 H4	V _{CC}	I/O51 G3	TMS	V _{CC}	I/O47 F7	I/O45 F5	I/O44 F4	4
5	I/O87 K7	I/O85 K5	I/O80 K0	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V _{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out TRST = Test Reset ENABLE = Program												V _{CC}	I/O46 F6	I/O42 F2	I/O40 F0	5
6	GND	I/O88 L0	I/O84 K4	I/O81 K1													N/C	I/O43 F3	I/O39 E7	GND	6
7	I/O91 L3	I/O89 L1	I/O86 K6	V _{CC}													V _{CC}	I/O41 F1	I/O38 E6	I/O36 E4	7
8	I/O95 L7	I/O93 L5	I/O90 L2	N/C													N/C	I/O37 E5	I/O34 E2	I/O32 E0	8
9	GND	N/C	I/O94 L6	I/O92 L4													I/O35 E3	I/O33 E1	N/C	GND	9
10	GND	N/C	I10	I9													N/C	N/C	I4	GND	10
11	GND	I11	N/C	N/C													I2	I3	N/C	GND	11
12	GND	N/C	I/O97 M1	I/O99 M3													I/O29 D5	I/O31 D7	N/C	GND	12
13	I/O96 M0	I/O98 M2	I/O101 M5	N/C													I/O24 D0	I/O27 D3	I/O28 D4	I/O30 D6	13
14	I/O100 M4	I/O102 M6	I/O104 N0	V _{CC}													V _{CC}	I/O23 C7	I/O25 D1	I/O26 D2	14
15	GND	I/O103 M7	I/O107 N3	I/O110 N6													I/O18 C2	I/O21 C5	I/O22 C6	GND	15
16	I/O105 N1	I/O106 N2	I/O111 N7	V _{CC}													V _{CC}	I/O17 C1	I/O19 C3	I/O20 C4	16
17	I/O108 N4	I/O109 N5	TRST	V _{CC}	TDI	I/O115 O3	V _{CC}	I/O124 P4	I13	N/C	N/C	I0	I/O3 A3	V _{CC}	N/C	TCK	V _{CC}	I/O16 C0	N/C	N/C	17
18	GND	N/C	V _{CC}	I/O112 O0	I/O114 O2	I/O118 O6	I/O121 P1	I/O126 P6	N/C	N/C	N/C	N/C	I/O2 A2	I/O6 A6	I/O9 B1	I/O12 B4	I/O15 B7	V _{CC}	N/C	GND	18
19	N/C	I/O113 O1	N/C	I/O117 O5	I/O119 O7	I/O122 P2	I/O125 P5	I/O127 P7	N/C	CLK3	CLK0	N/C	I/O0 A0	I/O1 A1	I/O5 A5	I/O8 B0	I/O11 B3	I/O13 B5	I/O14 B6	GND	19
20	GND	GND	I/O116 O4	I/O120 P0	I/O123 P3	GND	I12	GND	N/C	GND	N/C	N/C	GND	I1	GND	I/O4 A4	I/O7 A7	I/O10 B2	GND	GND	20




17466F-035



PRODUCT ORDERING INFORMATION

MACH 4 Devices Commercial & Industrial - 3.3V and 5V

Vantis programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
M4-32/32	-7, -10, -12, -15	JC, VC, VC48
M4LV-32/32		JC, VC, VC48
M4-64/32		JC, VC, VC48
M4LV-64/32		JC, VC, VC48
M4-96/48		VC
M4LV-96/48		VC
M4-128/64		YC, VC
M4LV-128/64		YC, VC
M4-128N/64		JC
M4LV-128N/64		JC
M4-192/96		VC
M4LV-192/96		VC
M4-256/128		YC, AC
M4LV-256/128		YC, AC

All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial speed grade is slower, i.e., M4-256/128-7YC-10YI

Valid Combinations		
M4-32/32	-10, -12, -14, -18	JL, VI, VI48
M4LV-32/32		JL, VI, VI48
M4-64/32		JL, VI, VI48
M4LV-64/32		JL, VI, VI48
M4-96/48		VI
M4LV-96/48		VI
M4-128/64		YI, VI
M4LV-128/64		YI, VI
M4-128N/64		JL
M4LV-128N/64		JL
M4-192/96		VI
M4LV-192/96		VI
M4-256/128		YI, AI
M4LV-256/128		YI, AI

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations.



PRODUCT ORDERING INFORMATION

MACH 4A Devices Commercial and Industrial - 3.3V and 5V

Vantis programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
M4A3-32/32	-50, -55, -60, -65, -7, -10, -12	JC, VC, VC48
M4A5-32/32		JC, VC, VC48
M4A3-64/32		JC, VC, VC48
M4A5-64/32		JC, VC, VC48
M4A3-96/48		VC
M4A5-96/48		VC
M4A3-128/64		YC, VC
M4A5-128/64		YC, VC
M4A3-192/96		VC
M4A5-192/96		VC
M4A3-256/128		YC, AC
M4A5-256/128		YC, AC

All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial speed grade is slower, i.e., M4A3-256/128-7YC-10YI

Valid Combinations		
M4A3-32/32	-7, -10, -12, -14	J1, V1, V148
M4A5-32/32		J1, V1, V148
M4A3-64/32		J1, V1, V148
M4A5-64/32		J1, V1, V148
M4A3-96/48		V1
M4A5-96/48		V1
M4A3-128/64		Y1, V1
M4A5-128/64		Y1, V1
M4A3-192/96		V1
M4A5-192/96		V1
M4A3-256/128		Y1, A1
M4A5-256/128		Y1, A1

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations.

